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Series capacitors offer considerable technical and economic 
advantages in long distance a.c. transmission. In particular, their 
excellent reliability and minimal maintenance requirements make 
series compensation the most cost effective method of enhancing the 
power transfer capability of an existing or proposed 
interconnection.
In the late 1970s, much work was directed towards the development of 
new independent capacitor by-pass protection equipments to provide 
adequate safeguard for the capacitor banks against excessive 
overvoltages, particularly under fault conditions. In addition, the 
new generation of capacitor protection equipments, specifically those 
employing non-linear resistive elements, offer high-speed post-fault 
clearance reinsertion of the series capacitor(s), a factor of prime 
Importance from a system stability point of view.
EHV lines employing series capacitors however, pose difficult 
problems for the line protection relays, not ordinarily encountered 
with plain feeders. One Important cause of these problems is the 
rapid changes in circuit parameters, resulting from the operation of 
the capacitor protection equipment mentioned above. A further 
complication is introduced by the fact that the precise time at which 
the series capacitors are by-passed, and the number of capacitors 
that would be by-passed during any particular fault sequence, cannot 
be pre-determined. This in turn has a marked affect upon the 
performance of conventional line protection relays. To this end, 
considerable worldwide interest has been concentrated upon the 
development of a reliable and secure line protection scheme, 
specifically suited to capacitor compensated transmission systems.
The work presented herein describes the basis of a new high speed 
directional comparison scheme as applied to series compensated lines* 
The relaying principles are based upon the concept of measuring from 
superimposed components and are totally different from those of 
conventional equipment* The relay performance is examined for a 
variety of system and fault conditions, including systems employing 
non-linear capacitor bank protection* It is shown that the new relay 
performs satisfactorily for both internal and external faults and 
that it is devoid of the limitations caused by capacitor by-passing 
and subsequent reinsertion. For the latter purposes, realistic fault 
transient waveforms for a typical 500 kV series compensated system, 
generated using advanced time and frequency domain digital modelling 
techniques, are used to exhaustively test the relay.
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CHAPTER 1: INTRODUCTION
1.1 Background and Literature Survey
The Inclusion o£ series capacitors In a.c. transmission systems, 
particularly where long line sections are Involved, Is an effective 
and economic means of enhancing the power transfer capability and 
stability of a system as a whole. Over the years, a series capacitor 
employed in hv networks, has evolved into a reliable element in the 
transmission, achieving excellent performance and reliability 
standards over a number of years [1 ,2 ].
By electrically reducing the effective transmission line lengths 
brought about by the cancellation of part of the inductive 
reactance, series compensation offers the following major technical 
advantages over uncompensated system:-
1) The steady state power transfer capability of the network becomes 
proportional to the degree of series compensation. That is to say 
that for the maximum level of series compensation encountered in 
practice, typically 70%, the gain in power transfer capability is 
around 33%. An alternative way of looking at this is that the same 
level of power transfer can be achieved for a reduced load angle 
between the generation voltages at the line ends, thereby offering 
some improvement in terms of systems stability [3].
2) The voltage profile along the line is more evenly distributed 
under normal load conditions. This leads to a reduction in the 
reactive volt drops along the line, which for radially configured 
systems, dramatically improves the voltage regulation and hence the 
magnitude of the line voltages at the receiving or load ends.
3) The capacitors are self-regulative since their output voltamperes 
are directly proportional to the line currents flowing through them, 
thus improving the reactive power balance of the system.
4) Greater flexibility is introduced into the system. Power losses 
depend upon the line cross sectional areas and current distribution, 
and adjustment in the levels of series compensation help to improve 
the X/R ratio of the line such that transmission losses are then 
minimised. It should be noted that cost of introducing series 
capacitors or adding to existing compensation is substantially 
cheaper than adding new lines.
5) A switched capacitor scheme dramatically improves the transient 
stability limit of a system, particularly with large Interconnections 
in which sudden losses of high loading is possible [4].
In short, the advent of series capacitor compensation has been 
somewhat of an economic revelation, in terms of Improving the steady 
state transmission characteristics of a power network and reducing 
its transmission losses.
The cost of any power capacitor is roughly proportional to the square 
of the voltage that it must withstand and series capacitors become 
prohibitively expensive if they are to be subjected to the large 
voltage levels that exist during system disturbances. To protect the 
capacitor banks in the presence of severe overvoltages which may be 
developed across the capacitors, predominantly under fault 
conditions, three main types of independent schemes find common 
application worldover. These are referred to as the single-gap 
(SGS), dual-gap (DGS) and the dual gap/non-1inear resistor (DGNS)
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schemes, the fundamental purpose of each being to remove or partially 
remove the capacitor from the system, by by-passing or diverting the 
line current flowing through the latter. Each scheme employs some 
form of spark gap arrangement which breaks down and hence begins to 
conduct current, once the capacitor voltage attains a preset level, 
typically 2 to 3 times the nominal or steady state value.
In recent years, great technological advances have been made In the 
development and refinement of the capacitor protection equipments [5, 
6 , 7], which are described in detail in a later section. It seems 
likely that DGNS will become commonplace in future applications since 
recent publications highlight their stability boosting effect, both 
from a by-passing and reinsertion standpoint [5,6]. The accurate 
digital simulation of series compensated systems employing such 
schemes then constitutes a major contribution to the research of 
practical series compensated systems as a whole.
The action of by-passing a series capacitor results in rapid changes 
in the effective system impedances. Moreover, it is impossible to 
predict both the exact number and the precise instant in time at 
which the various capacitor gaps would flashover. The reason for 
this is that under fault conditions there are a vast number of 
variables which affect the magnitude of overvoltages. These include 
fault loop resistance, pre-fault loading, source phase sequence 
ratios, source capacities, type of fault, etc, as illustrated in 
Reference 8 . Because of this degree of uncertainty, series 
compensated lines pose difficult protection problems for line relays. 
Any mode of independent tripping, without the concurrent use of 
signalling channels linking the protection at the two ends, is often
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unsatisfactory. For example, distance relays can, depending on their 
settings, either overreach or underreach as a direct consequence of 
the operation of the series capacitor protection equipments [9].
One very common method of protecting series compensated lines 
involves the use of distance relays operating in a directional 
comparison mode in conjuction with either carrier or microwave 
signalling channels. In this respect, for systems with less than 50% 
series compensation and a capacitor located at the midpoint of the 
line, such a protection scheme can offer secure and reliable 
operation [10]. However, for economic reasons, or when the degree of 
series compensation is greater than 50%, the total capacitance is 
often split into two sections, one at each end of the line, near to, 
or as part of the local substations. Such locations are preferred in 
the USA for values of series compensation less than 50%, since the 
capacitors are in the vicinity of a constantly supervised area and 
any urgent maintenance can be carried out instantly. For such 
systems, directional comparison schemes using distance relays are not 
very satisfactory. For example, a low level fault failing to cause 
capacitor by-passing, can result in a loss of directionality arising 
as a result of voltage reversal at the relay location. In the case 
of double circuit applications, both voltage and current reversals 
are quite common. A distance relay employing a dynamic or expanding 
characteristic of the fully cross polarised MHO type (fcpm), goes 
some way to solving the inversion problem, but the degree of 
expansion is very dependent upon the type of fault and the impedence 
ratio of the local source to the series capacitive reactance [1 0 ].
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Alternative proposals In relaying principles have been examined for 
series compensated systems, the most common types being the phase 
comparison and directional voltage blocking schemes. The former 
which are commercially available in two types, namely the segregated 
(phase by phase) and the phase sequence comparators, require an 
Impedance relay to initiate the measuring process for three phase 
faults. However, decisions are usually based upon current components 
alone and the occurrence of a current Inversion (leading fault 
current) during an Internal fault, can result in phase comparator 
mal-operation. Furthermore, the phase sequence comparators are 
greatly affected by the impedance unbalance caused by unsymmetrical 
capacitor by-passing resulting in angular differences between the 
quantities at the two ends of the protected line [11]* Directional 
voltage blocking relays have been successfully implemented in 
conjunction with distance relays to block any mal-operation of the 
latter in the presence of voltage Inversion alone. However, when 
both current and voltage Inversion occurs, although a correct 
decision is available from the distance relay, nevertheless an 
unnecessary block is initiated by the directional voltage blocking 
relay. Therefore, the range of applications for which such schemes 
are suitable is somewhat limited.
Another approach has been adopted by Matthews and Wilkinson [12], 
namely a directional comparison protection suitable for compensated 
and plain feeder systems. A positive and negative sequence relay is 
provided for the detection of all types of fault, each having a trip 
and block element. It is designed such that for an internal fault, 
the trip relay operates before the block relay and overrides any 
action taken by the latter. The opposite procedure occurs for
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external faults. There is a polarising quantity correction factor 
which is introduced to nullify the effect of polarising voltage 
inversion at the relaying point, but this factor is dimensioned upon 
specific ratios of the source reactance to the series capacitive 
reactance. This type of protection scheme would, however, find 
limited application in practical series compensated systems, since an 
effective value of source capacity and hence impedance behind the 
relaying points, depends entirely upon the number of infeeding lines 
and the number of generators connected to the local bus.
Furthermore, in switched capacitor applications the ratio of the 
source to capacitive reactance is obviously subject to the degree of 
series compensation actually employed at the instant of fault.
A commonly encountered problem with series compensated line 
protection, arises due to the presence of sub-synchronous currents 
that are introduced into the system when the capacitor protective 
gaps do not flashover [11]. Such waveform distortions can cause 
improper relay operation if not catered for in the relay design. 
Furthermore, the resonance between the electrical system and the 
turbine generator mechanical system, can produce damped or undamped 
oscillations at the mechanical natural frequencies. Disasterous 
effects are possible with weak, steam turbine shafts since the high 
torsional stresses associated with subsynchronous resonance are of 
sufficient magnitude as to cause permanent shaft damage. It is
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therefore of utmost importance that any line protection equipment 
should detect the presence of a fault on the system, with the minimum 
of delay. If this is achieved, rapid breaker opening could then 
prevent any damage to power system plant by disconnecting the faulted 
line section. Moreover, high speed relay operation is a desirable 
feature from a system stability point of view in that greater 
pre-fault power transfer is possible for a given system if the fault 
clearing time is reduced [13].
The desirable features of any line protection scheme for series 
compensated systems may then be summarised as follows;
a) High speed operation
b) Application independent
c) Unaffected by the action of capacitor by-passing
d) Immune to the effects of subsynchronous resonance
The foregoing considerations account, to a large extent, for ongoing 
interest in the development of alternative and improved methods of 
protection for series compensated systems. In this respect, recent 
years have seen the emergence of high speed directional comparison 
schemes in which the directional decision is initiated by relays of 
the travelling wave type.
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Chamia and Liberman have, in conjunction with the Swedish company 
ASGA [14], produced a directional wave detection device called RALDA 
which has been installed for plain feeder field test evaluation in 
many countries worldover. A directional decision is based upon the 
relative polarities in the measured voltage and current changes at 
the two ends of a protected line section, the protection at the two 
ends being linked via a communication channel* This dependent mode 
of operation, configured as a blocking mode unit protection scheme 
is complemented with underreaching elements at each end, providing 
high speed independent operation, a desirable aid to rapid clearance 
of high level close up faults. However, such a scheme has its 
drawbacks in that its underlying principles are based upon an 
unqualified assumption. The voltage and current components are 
examined on a per phase basis ie segregated phase, which is perfectly 
acceptable for single phase networks. However, it is well known that 
in polyphase systems, the healthy phases, because of mutual coupling, 
are greatly affected by the current and voltage changes in the 
faulted phase. This means that under certain external fault 
conditions, the components Induced in the healthy phases at the 
relaying point can be indicative of a forward or internal fault to 
such a scheme. When applied to series compensated systems, although 
such a scheme would have the distinct advantage (over conventional 
protection) that in a majority of practical applications, it would 
operate before any capacitor protective gap flashover, however, the 
aforementioned mutual coupling problems can be aggravated since fault 
current levels are generally larger for such lines than those 
associated with plain feeders.
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In addition, a simple comparison of the relative polarities of the 
voltage and current changes is not a totally reliable method of 
determining the direction to fault when a blocking mode protection 
scheme is employed. A fundamental requirement of blocking schemes is 
that the line relay sensitivities are set so that an external fault 
is always detected by the blocking relay, regardless of whether the 
tripping or forward looking relay detects the fault or not. This 
prevents any unnecessary breaker opening on the protected line but 
Introduces problems for simple polarity or magnitude comparison 
schemes under small signal conditions, particularly so for fault 
inception angles Close to the voltage zerocrossing. In such cases, 
the initial polarities of the voltage and current changes are 
correctly indicative of the direction to fault for only 2 - 3  
milliseconds, followed by a similar period in which they are 
characteristic of a fault in the other direction. Should the forward 
to reverse sensitivity ratio be too low, then it is feasible for the 
relay to render an incorrect decision. Hence the Raida scheme, 
although not an Impedance measuring device which makes it attractive 
for series compensated systems, does not however, offer total 
reliability of operation for all series compensated systems.
In summary then, there is to date, no known protection equipment 
which is attractive both from a reliability and commercial point of 
view that is capable of the secure protection of any arbitrary series 
compensated system.
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It was against the above described background that work commenced on 
the application of the high speed directional comparison scheme, 
originally developed for application to plain feeders, described in 
Reference 15. The primary purpose of this thesis is thus to outline 
the progress made in the further design, development and application 
of the latter to series compensated lines. Particular emphasis has 
been paid to evolving a design that not only overcomes the foregoing 
practical problems but which also addresses a number of other 
potential problems in the application of high speed directional 
comparison schemes to series compensated systems.
The proposed relay, based on wave detection principles, examines the 
relative behaviour of two relaying signals, derived from superimposed 
voltage and current components at the relay locations. In this 
respect, it should be mentioned that the use of superimposed 
components Instead of the total relaying point voltages and currents 
is logical since the steady state components are informative of the 
system conditions during normal operation, whereas the transient or 
superimposed quantities are characteristic of the fault condition 
alone. Furthermore, the use of superimposed quantities greatly 
improves the effective signal to noise ratio of the measured voltage 
component in the presence of capacitor voltage transformer (cvt) 
errors. Thus, a degree of immunity to transducer error is introduced 
into schemes fundamentally based upon superimposed component 
measurands.
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The decision process however, is not performed on a segregated phase 
basis because of the aforementioned mutual coupling effects.
Instead, the theory of natural modes as applied to polyphase systems, 
is employed [16]. Using mixing circuitry, the variations in the the 
phases are combined into*modal components, which permits the complex 
behaviour of the system to be analysed in terms of three independent 
'single phase* type circuits. For every fault condition, it is then 
possible to obtain a separate, unique relationship between the 
superimposed voltage and current for each mode at any relaying 
location, and hence to develop a suitable criteria for determining 
the direction to fault.
In order to increase the security of the new scheme in the presence 
of any system noise, there is a requirement that both the measured 
voltage and current must exceed a minimum threshold level before the 
decision process is initiated. Furthermore, the magnitude 
comparison is augmented with a check on the rate of rise of the two 
relaying signals, a feature which not only speeds relay operation for 
certain fault inception angles, but prevents any mal-operation due to 
differences in the forward and reverse sensitivities of the relays.
In the scheme developed, particular attention has also been paid to 
designing the new equipments so that the reset time of the relays is 
reduced to an acceptable level, thereby maximising the ability of the 
relays to respond to faults which are closely preceded by faults 
external to the protected line. This is of particular importance in 
applications where subsynchronous resonance components induced by 
faults external to the protected line may delay the resetting of the
- 11 -
protection. Another potential problem concerns the situation where a 
high level fault external to the protected line causes capacitor 
protection gaps to flashover which, in turn, cause a disturbance 
which appears internal to the protected line. Similar problems can 
arise following capacitor reinsertion. The special filtering and 
signal processing techniques that have been developed to 
satisfactorily deal with above mentioned problems are described.
The new high speed relay scheme is based on CAD studies and is 
readily implemented using present generation digital hardware. The 
simple and straightforward relay setting procedures developed to 
optimise relay performance for any practical system, make the new 
scheme attractive from a commercial point of view.
In the wake of a series of discussions with GEC Measurements Ltd as 
to the questions commonly posed by prospective consumers of power 
system protection equipment, the new relay has been thoroughly tested 
under various system fault conditions. Included in the latter are 
internal and external faults both close to and remote from the 
relaying points, for a whole range of fault inception angles. The 
more serious condition of an external fault causing series capacitor 
by-passing on the internal line section, with their subsequent 
reinsertion, is examined. Moreover, the performance of the relay is 
evaluated for each type of fault involving one or more phases. This 
was done despite the fact that the majority of faults on ehv systems 
are of the single line to ground type, in order to gain a full 
assessment of the relay*s behaviour during both common and unusual
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fault conditions. The simulation techniques used for attaining the 
fault transient waveforms for exhaustively testing the new relay, are 
essentially an extension of those described In reference 8 . The 
thesis also describes In some detail, the complex techniques 
developed for accurately modelling series compensated systems 
Incorporating various types of capacitor protection equipment, in 
particular those employing non-linear resistors. All of the results 
presented for assessing the relay performance are with respect to 
practical 500 kV single and double circuit systems.
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1.2 Summary of the Thesis
The modelling of the series compensated networks using frequency 
domain analysis is outlined in Chapter 2. The techniques for 
representing distributed line sections by two port matrix 
relationships for single and double circuit systems are explained* 
Particular attention is paid to the simulation of external fault and 
their subsequent clearance from the system*
Chapter 3 concentrates again upon simulation techniques, but 
specifically dealing with the modelling of systems incorporating 
various types of independent protection equipment associated with 
the series capacitor banks* Great attention is focussed upon the 
modelling of the non-linear resistors which form an integral part of 
the most modern capacitor protection units* In this respect, the 
subtle combination of time and frequency domain analyses is 
explained*
The fundamental principles of the new directional relay are described 
in Chapter 4, which includes the derivation of relaying signals, 
suitable for the detection of both Internal and external faults* The 
effects of reactive terminations at busbars directly behind the 
relaying locations, are analysed*
A complete breakdown of the individual stages within the new relay, 
as implemented in software, is given in Chapter 5* The various 
analogue and digital functions including pre-filtering, modal mixing, 
analogue to digital conversion, superimposed component extraction, 
digital filtering and decision processing are all explained*
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In Chapter 6 , the setting procedure for determining the various 
constants or gains for any application, is outlined. A specific 
example is also given for convenience. Much consideration is given 
to the expected levels of background noise present in relaying 
measurands, and how this affects the sensitivity and hence coverage 
of the relay.
A full relay performance evaluation is included in Chapter 7 of both 
single and double circuit systems. The fundamental operating 
principles of the new relay are explained with results of several 
internal and external faults Involving one or more phases. 
Characteristics are derived for the operating times of the relay as 
functions of: distance to fault, fault inception angle, fault type, 
fault path resistance, source capacity etc. In addition, the various 
types of capacitor bank protections are included in order to 
establish any effects that they have on the relay performance, 
particularly when the series capacitors are reinserted into an 
energised system. Specific problems encountered with conventional 
relays applied to series compensated lines, and how the new relay 
overcomes them, are dealt with.
A complete summary of the advantages of the new relaying principles 
is given in Chapter 8 together with some proposals for future work.
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CHAPTER 2i POWER SYSTEM SIMULATION TECHNIQUES
2.1 General Considerations
For the series compensated Interconnection between two systems P and 
Q, represented by the single line diagram of Fig 2.1, mathematical 
and digital computation techniques have enabled the accurate 
simulation of fault transient phenomena and the operation of the 
series capacitor bank protection equipments. The source terminations 
are comprised of either single local generator models or a 
combination of the latter with some remote generation and infeedlng 
lines. The techniques for deriving equivalent composite sources and 
discrete line transpositions, the latter often encountered on long 
lines, are fully described in Reference 20. Considering then an 
equivalent model of system, as shown in Fig 2.2, the simulation of a 
fault condition is achieved by the closure of the appropriate 
fault path switches in the faulted phase(s). Subsequently, the fault 
is removed from the system by the re-opening of those switches. The 
operation of the various capacitor protective gaps is simulated in a 
similar fashion, ie the switch in series with some damping or 
discharge element is closed to by-pass the capacitor bank. It must 
be stressed that the line section impedances of the simplified system 
model are in practice represented by two port ABCD networks, in order 
that the true distributed nature of the line is modelled.
2.2 Capacitor Bank Simulation
The model of the three phase capacitor banks, including the 
protective gap arrangements is illustrated in Fig 2.3. For circuit 
analysis purposes, it is necessary to represent such an arrangement
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by an equivalent A8CD matrix and if X L is the total pps reactance of 
the series compensated line section, then the capacitive reactance 
is related to the degree of compensation by:
Sc - X c /XL  2.1
The capacitance values per phase are then determined from a knowledge 
of the power frequency wQ , such that:
C - l/(w0 .Sc.XL)  2 . 2
The three phase quantities of voltage and current at either side of 
the capacitor bank may then be related by:
 2.3
Where each vector represents a three phase quantity, and Zc is a 
3 x 3  matrix defining the impedance of the bank, which with reference 
to Fig 2.3 is;
Vi u Zc V 2
0 u l 2
(-jXc + ZD1 ) 0 0
0 (-jXc + Z D1) 0
0 0 (-jXc +  ZD1)
 2.4
It should be noted that prior to the breakdown of the spark gaps 
(often referred to as capacitor flashover), no current flows in the 
impedance Z D2 and hence the gap potential is exactly equal to that 
across the capacitor/damping impedance series combination.
2.3 Frequency Domain Techniques
The transient phenomena associated with any disturbance, such as
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fault or spark gap operation, represent a wide frequency variation, 
and it is therefore necessary to be able to evaluate the transient 
responses over the whole frequency spectrum. The full de-energised 
circuit of the system of Fig 2.2 is given in Fig 2.4, in which, each 
vector represents a three phase quantity and the suffix k represents 
the component associated with each event in the overall fault 
sequence. In this case the switches are replaced by current 
generators although in the simulation, the closure of a switch is 
simulated by a voltage injection, whilst switch opening is achieved 
by current interruption, ie by current injection.
For a three phase system, the two port ABCD matrices are determined 
from the distributed line parameters by application of the theory of 
natural modes [16]. This enables the voltages and currents at either 
end of a particular line section to be related as follows;




where A =■ [S] [cosh (t1)] [S] - 1
B = [S] [sinh (7 l)] [S] - 1 [ZQ]
C » [Y0] [S] [sinh (7 1)] [S] -i 
D » [Yo] [S] [cosh (7 1 )] [Spi [Z0 ]
(1 » length of line section)
In order to compute the individual effects of each discrete circuit 
change, it is necessary to formulate a universal relationship between 
the forcing quantities utilising the ABCD parameters of the line, 
source and capacitor banks, which for the system considered takes the 
form:
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JSfk Zi Z2 Z3 FK
E cpk » Z4 Z5 Zg ^CPK
e c q k z? z8 z9 ^CQK
In Gq 2.6, each sub marlx Z l t  Z2 , • ••, Z9 Is of the order 3 x 3 ,  the 
elements of which are evaluated from the tvro port equivalent circuit 
relationships. Appendix A2.1 contains the analysis for determining 











Simulation of the transient phenomena is then achieved by imposing 
constraints upon the relevant voltage and current vectors for a 
particular kth event, and computing the components generated by that 
disturbance alone. Since for the system considered there are many 
such disturbances which may occur during the fault sequence, the 
universal matrix elements are calculated and stored at each 
frequency. In this way the computational demands are reduced since 
although for a given system, the universal matrix elements are 
frequency variant, the overall relationship between the forcing 
quantities at any particular frequency, is fixed and as such the same 
matrix may be re-used with the appropriate constraints for each 
subsequent kth event.
The foregoing analysis may be extended to include circuit breaker
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- 19 -
simulation at busbars F and Q as described by Kalam [19], by







i c P k
JlCQk
J^BPk iB P k
E BQk I BQk
Where E BPk, EBQk, IBPk , IBQk are the kth terms of the end P and Q 
breaker voltage and current components respectively. In this 
instance, the order of [Z] is 15 x 15. Moreover, a double circuit 
configuration, without circuit breaker simulation, is again modelled 
in a similar way, with the size of the universal matrix now increased 
to 18 x 18 and to 30 x 30 if circuit breaker action is required.
2.4 Simulation of Changes in Circuit State
The fundamental principle employed in the simulation of the discrete 
changes in circuit state is that of superposition, achieved with the 
aid of the aforementioned frequency domain techniques. At the 
commencement of the overall fault sequence simulation it is essential 
to establish the steady state variations at the relevant points 
within the system, for which k=»l. Subsequently, k-2 corresponds to 
the first change in circuit state, for example fault inception, 
possibly followed by the operation of one of the capacitor spark gaps 
whereby k is increased to 3. The total variation of voltage or 
current at any point is then determined by simply summatlng the time 
domain variations as k Increases from 1 to n, where n is the number 
of discrete circuit changes. The steps involved in establishing each
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kth component are best explained with reference to a typical fault 
sequence, and the following analysis Is relevant to the specific case 
of an 'a' phase to ground fault, followed by the operation of the *af 
phase capacitor protection at end P (Fig 2*4).
2.4.1 Steady State Analysis
During the prefault condition (k»l), the voltages and currents at all 
points within the system are fixed by the busbar voltages V p and VQ . 
With no currents flowing in the fault path nor in the spark gap 
branches, the circuit of Fig 2.4 is reduced to that of Fig 2.5, in 
which the line parameters are calculated at the system power 
frequency. Since the busbar voltages are set according to power 
transfer requirements, the source impedances do not affect the 
steady state currents IP1 and IQ1 and as such, the busbar 
arrangements are represented by voltage generators. From the 














or Vp, A e b e "V Q."







Hence with V P1 and V q , being known specified busbar voltages, IQ1and 
T P1 are readily found;
Q,
and Ipi
Be-‘(Vp1 - A e .Vq1)
^E * V q , + Bg'Iqj
 2.11
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The prefault fault point voltage vector, V F1, which is necessary for 
the fault transient simulation, is determined from the sub- 
relationship given below, assuming that the fault is at Point F 
Indicated in Fig 2.5;
V fi
3




> o o Bc q V qi
1 Fl_ _G CC D cc Cc Cc CcQ CcQ > _
 2.12
i




1 FI C e De. -lQ1.
Thus V F1 is calculated from the known vectorsVqi and Iqi determined 
in Eq 2 .1 1 , such that;
V fi a Ae .Vqi + Be « I qi  2.14
Since no current flows in the fault path prior to fault inception, 
then E F1 is equal to V Fi.
Similar two port relations are available for the calculation of the 
prefault voltages across the series capacitors, eTdpi and E d q i, with 
the latter terms being equal to those across the spark gaps E cpi and 
E cqi* since I cpi and I cqi are zero.
2.4.2 Fault Transient Analysis
The simulation of the phase to ground fault condition is achieved by 
injecting a voltage component designated ¥ F2a * at the fault point,
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from the Instant of fault Inception, TF . The time domain expression
for this forcing quantity is given by;
eF2a “ ”e fu sin(wQt +  <? )h(t-TF)  2.15
which describes a voltage equal and opposite to the prefault 
variation, finite after time T F with the fault inception angle P 
given by (w0 »TF) and zero for all time up to TF. Since the above
quantity is a sinusoid, a Laplace transform of Eq 2.15 enables the
frequency spectrum of the forcing voltage to be found as follows;
E F2a * "E Fla . [w0 .cos 0 + jw.sinfl ]/(wq^-w2 ) — - 2.16
At the instant of fault inception on the 'a' phase, the healthy phase 
fault path currents are zero as are all six currents in the spark gap 
branches, thus;
*F2b>c “ IcP2a ibic " IcQ2a *b»C “ 0
These known zero valued transforms, when substituted in the universal 
matrix of Eq 2.7 then yield the following relation;
E F2a “ 2 11 I F2a
or *F2a * Z n ^ . E n a  2.17
Hence the fault path current in the faulted phase is determined 
from the forcing quantity E F2a , and when re-substituted into Eq 2.7, 
all other state k»2 voltages are found. Thus the voltages at all 
points of interest which are generated by the fault point forcing 
voltage acting alone are calculated in this way.
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The frequency domain profiles of the variables are then mapped into 
the time domain via Modified Fourier methods as described in 
Reference 17. With regard to the end P 'a1 phase series capacitor, 
the total, open circuit gap potential, equal to that of the series 
capacitor/damping Impedance combination is given by;
where e CP2a (t) is the prefault capacitor voltage and ecP2a (t-TF) is 
the fault induced component*
2.4.3 Capacitor Spark Gap Operation
The computer simulation of the fault condition yields the total time 
domain voltage variations across the series capacitors and hence 
their open circuit spark gaps. By comparing the gap potentials with 
a pre-defined threshold level, it it then possible to determine if 
any of the spark gaps would operate and in which order. Thus, 
unsymmetrical gap flashover on the faulted phase(s) is modelled, 
taking each operation in turn, increasing k at each stage. If the 
'a' phase capacitor gap potential at end P is the first to exceed the 
threshold, then the time and corresponding frequency variations of 
the required forcing voltage, with k»3, are given by;
e CP3a ** "(©CPU + ecP2a )h(t-Tcp)
TCP
At this point it is worth mentioning that the change in spark gap 
state from open to short circuit is modelled by a simple switch




closure. In practice however, arcing between the gap electrodes Is 
possible, a phenomena which In Itself Is highly non-linear, but of 
secondary Importance to the actual closure of the gap branch. Hence, 
the open/close switch simulation detracts very little from the 
physical condition In terms of accuracy.
By consideration of the circuit state with k»3, It Is possible to 
Isolate the zero valued transforms with the circuit again 
de-energised. In this case the latter terms are;
*F3a F3b » c CP3b »c CQ3a » b » c
The previous spark gap currents associated with the end P 'a* phase 
capacitor are zero (Icpia * *cP2a “0 )» &ut after flashover, T CP3a 
and the new component In the fault path I F3a , generated by the 
applied forcing voltage, are determined from the sub-relationship of 
Eq 2.20, In this Instance making use of the universal admittance 
matrix described In Appendix A2.1;
where
- " - -
1  F3a
3
* n *12 0
T Y Y "eCP3a *2 1 1 22 CP3a
Y,, Y11 12
Y Y 21 1 22
Z 11 2  14
Z 41 z 44
Therefore;
*F3a “ Y 12 »ECP3a




Again by re-substltutlon of these currents Into the universal 
relation of Eq 2.7, the flashover Induced components at all other
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points may be determined. Then by invoking the Inverse frequency 
transform, the time domain variations for state k»3 are obtained, 
which are added to previous components to yield the total variations. 
The most likely proceeding disturbance for the case considered, is 
the flashover of the 'a' phase capacitor at the other end of the line 
section, ie at Q. The analytical expression for the total time 
varying voltage across the gap potential up to the point at which the 
latter exceeds the threshold, is given by;
e CQa "  e  C Q la ( t )  +  e CQ2a (t-T f )  +  e CQ3a
The foregoing superposition technique is repeated until no further 
gap operations occur.
The damping impedances considered above Z D1 and Z D2, are passive 
linear elements and as such can be modelled in the frequency domain. 
However, in the current state of the art capacitor protection 
schemes, the damping circuit comprises chiefly of a non-linear 
resistor in series with the spark gap. The simulation of spark gap 
breakdown in such situations is no longer achieved by application of 
a forcing quantity to a frequency dependent system matrix, but by 
involving a subtle combination of time and frequency domain 
techniques. The subject in Itself is worthy of a detailed analysis 
and is described in detail in the next chapter.
2.5 External Fault Simulation
Hitherto, the analysis has been concentrated upon the sequence of 
events following a fault internal to the line section P-Q. For
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example, a fault on busbar P Is represented by the equivalent model 
of Fig 2.6. If however, a fault occurs at some point say within 
system P, this constitutes an external fault condition with respect 
to the series compensated line section. This In turn may cause the 
Internal capacitor protection to operate, expeclally If modern, low 
setting dual gap protection schemes are employed, thereby posing a 
threat to the system stability. Such a sequence of events Is of 
concern to the power system line protection engineer since it occurs 
whilst the series compensated line is energised during the entire 
external fault cycle. It is therefore of the utmost importance to 
simulate such conditions so that any proposed line protection' 
equipments may be subjected to waveforms containing the superimposed 
components generated by each event.
A single line diagram illustrating an external fault condition with 
fault location F, on an lnfeeding line R-P, with some local source at 
P and remote source at R, is shown In Fig 2.7. The equivalent two 
port network of Fig 2.8 is constructed for this situation, in which 
the location of a circuit breaker B, just behind busbar P is 
indicated. By application of Thevenin’s theorem to this circuit, 
equivalent fault point quantities E fe and Z f e» observed at B, may be 
derived from the original terms E f and R f « With the breaker open, 
the open circuit voltages E Fe are calculated from the application 
of E F at the fault point and then by de-energising the infeeding 
line section (set Ep to zero), an equivalent impedance Z fe looking 
towards end R may be found. The process involved in determining the 
Thevenin equivalent terms are described in Appendix A2.2, from 
which;
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^FE * (AfP E ^ ®Fp ) (^FP*^E ^ ®FP )“ * 2. 22
and ^ fe a App*“i[U + ^f '^ff”  ^]'^f 2.23
where Zg ■ [(Crf*Zr ®rf) (^rf*^r"^ ®rf)“ 1 ^f!” 1
and Z ff “ ‘"([C^fp*Afp“ 1)’*'(Crf,Zr+DRf)(Arf*Zr'*"BRp)]“,i + Rp)
i
Thus the equivalent terms are derived solely as functions of the line 
and source parameters of the section R-P. The equivalent circuit* 
showing in detail the arrangement at busbar P, including the Thevenin 
terms EfFE and Z FE is then shown in Fig 2.9, whereby it is apparent 
that the circuit now resembles exactly that of Fig 2.6. Thus the 
transient analysis for the internal fault case may then be executed 
as before by the straightforward substitution of eTfe for E’p and ZFE 
for Rp* In addition, the equivalent fault currents IFE now resemble 
those line currents which would flow through circuit breaker B, 
feeding the section R-P. Hence the superposition techniques may then 
be applied to Interrupt either one or all three phase currents 
flowing through breaker B, thereby disconnecting the fault from the 
system with respect to the series compensated line section. Following 
the clearance of such a fault, the line current levels within the 
section P-Q would greatly diminish, thus permlttng the reinsertion of 
the capacitor(s) which have been previously by-passed.
2.6 Double Circuit System Simulation
The foregoing analysis applies to a single circuit configuration, 
but could be extended for double circuit applications, with an 
associated doubling of the order of the universal matrices. For 
series elements such as the compensating capacitors, the circuit
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analysis necessary for the formulation of the universal matrix is 
relatively straightforward, when two port ABCD networks are employed* 
However, certain disadvantages arise with such methods when 
multi-parallel paths such as infeeding lines and outfeeds are 
involved, particularly so for double circuit systems* An 
alternative, straightforward approach for such systems is to make use 
of two port Y parameter relationships to derive the universal matrix, 
in which admittances representing parallel paths are simply added* 
Moreover, the Y parameter elements are more accurate for higher 
sampling frequencies which are required for very detailed analysis of 
the initial post fault period* There is of course a drawback with 
respect to series elements being represented by Y parameters and for 
this reason, a double circuit system has been simulated with the 
mathematical formulation based upon-a combination of the ABCD and Y 
parameters of the system elements.
The majority of line protection problems associated with double 
circuit series compensated systems arise as a result of the 
capacitors staying in circuit for the duration of the fault* Hence, 
invaluable information is gained, concerning the performance of line 
protection equipments as applied to double circuit configurations, by 
simulating fault conditions on either circuit, but excluding the 
operation of the capacitor bank protection equipments*
2.6.1 Uncompensated Double Circuit Formulation
A plain feeder double circuit interconnection linking two ends P and 
Q, with several infeeds at either end, is shown in Fig 2*10* Such an 
arrangement has, for faults on either circuit, a universal relation 
of the form;
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I  FI "vFf
I F2 V F2
[Y]
I p Vp
J q . * _V q _
The universal system admittance matrix [Y] Is of the order 12 x 12 
and is derived from a two port Y parameter equivalent of the system 
which is shown in Fig 2.11. The terminating admittances Yp and Y q  
behind the busbars are in fact the sum of all local and infeeding 
admittance terms. The individual two port networks Y pf and Y fq are 
derived from the basic homogeneous line section relationships, which 
with reference to Fig 2.12 are of the form;
rl_ " ■ “  m
i , Y n Y» V,
Y 21 y22 V 2
• a -
where Y n  - YQ [S][coth (-yl) ] [S]-1
*12 » “Yo [S][cosech (?l)][S]-i 
Y u  - Y n
and Y 22 “ Y n  (for homogeneous line section)
Barker [21] describes in detail, the procedure for determining the 
elements of the universal matrix from the above parameters. Such a 
technique is then developed to incorporate series capacitors into the 
line section, as described below.
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■ ■ ■ *
Ac B c U X c
C c D c 0 u
2.6.2 Midpoint Series Compensation
With series capacitors located in the middle of the double circuit 
line section, providing all of the series compensation, the ABCD 
matrix is of the form;
 2.26
The equivalent two port network of the system, assuming that the 
fault location is closer to P than Q, is then drawn in Fig 2.13. The 
ABCD parameters of the line sections and the series capacitor bank 
are then combined, which reduces the equivalent network to the form 
of Fig 2.11 ie;
 2.27
This ABCD representation may be transformed into a Y parameter 
equivalent via the procedure for parameter conversion outlined in 
Appendix A2.3. Hence the system as a whole is then treated as if it 
were uncompensated, with the analysis for a plain feeder system then 
being applicable.
2.6.3 Compensation Near Line Ends
For double circuit systems employing series compensation which is 
split into two, with a capacitor bank location at each end of the 
interconnection, ther ABCD parameters for each bank are as follows;
-
^ fq B fq A fc B FC A c B c A cq B CQ










Once again a similar equivalent network to that of Fig 2.11 may be 
obtained by simple multiplication of the capacitor banks, giving 
equivalent ABCD networks on either side of the fault point. Hence, 
from Fig?2.14, for the left hand side;
and
- “ ■ “
App Bpp U Xc/2 Al B,
C pF Dpp 0 U Cl Di
A  FQ ® FQ
a
a 2 b 2 u X c/2
C FQ D FQ C2 d 2 0 U
m - - - - -
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for the right hand side.
The equivalent Y parameters formed from the ABCD matrices PF and FQ 
then enable the derivation of the aforementioned universal matrix, 
with fault simulation carried out as for the plain feeder case.
The above techniques allow the calculation of the system faulted 
behaviour, which is the prime objective of the work, without the 
provision of the capacitor protection operation. However, it is 
suggested that some useful research may be carried out into the 
complete simulation of such systems incorporating all of the 
facilities already employed in the single circuit case, despite the 
highly complex combination of series and parallel formulations and 
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Fig 2.3 Series Capacitor Bank Protection Arrangements
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Fig 2.9 Thevenin equivalent circuit of Fig 2.8, 










Fig 2.11 Two port 'Y' parameter representation of 
uncompensated double circuit system
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Fig 2.13 Two port equivalent of series compensated double circuit system 
(Compensation at midpoint, fault near P)
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Fig 2.14 Two port equivalent of series compensated double circuit 
system with compensation at line ends
CHAPTER 3: SERIES CAPACITOR PROTECTION SCHEMES
3.1 Introduction
During the period of a disturbance on a power system, particularly 
under fault conditions, severe overvoltages may be developed across 
each item of plant. The most common countermeasure employed to 
prevent permanent damage is the use of surge arrestors or divertors. 
For reasons of greater speed of operation and high speed reinsertion 
however, series capacitors are individually protected by means of 
some form of spark gap arrangement [22]. Three types of capacitor 
protection schemes find common worldwide application which are 
broadly classified as follows;
1) The single gap scheme (SGS).
2) The dual gap scheme (DGS).
3) The dual gap/non-linear resistor scheme (DGNS).
The fundamental objective of the capacitor protection is to by-pass 
or shunt the capacitor with a low impedance path, thus preventing 
excessive voltages being developed across them. Once the capacitor 
voltage attains a certain threshold level, the spark gap breaks down
or in other words is triggered into conduction, thereby connecting a
branch usually comprising of a discharge limiting resistor and 
inductor, in parallel with the capacitor. Most of the line current 
is then diverted through this parallel path and away from the series 
capacitor. Such an arrangement then forms the most basic type of 
capacitor protection, commonly referred to as a single gap scheme 
(SGS), as shown in Fig 3.1, and as described in Chapter 2.
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Ideally, the spark gap threshold level should be set high enough such 
that all faults external to the series compensated line section do 
not cause by-passing of the capacitors. However, the major 
limitation of this Is that the cost of a series capacitor Is roughly 
proportional to the square of the voltage that it must withstand.
With today*s large integrated power networks and associated high 
fault current levels at most points within them, the cost of 
the capacitors then becomes prohibitively expensive if the gap 
settings are to prevent by-passing for all external faults. The 
reason for concern that the internal capacitors may be by-passed for 
external faults lies in the fact that for the same power demand from 
the series compensated line section, the increased transfer reactance 
due to capacitor by-passing poses a threat to the system transient 
stability as a whole.
Subsequent developments in the design of capacitor bank protection 
has led to the adoption of the dual gap scheme (DGS), this being a 
direct development from the SGS. The basic SGS is modified by the 
inclusion of an additional branch comprising an extra spark gap and a 
series circuit breaker. The second gap (referred to as the 
auxilliary gap) has a lower setting than the original gap (referred 
to as the main gap), thereby allowing capacitor by-pass under 
external fault conditions. The advantages of such a scheme are best 
understood by consideration of the method by which both schemes 
perform reinsertion. With the SGS, the parallel breaker (Fig 3.1) is 
used to short out the main gap branch and hence to divert the current 
away from the latter. The gap then extinguishes and subsequently
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deionises, regaining it's normal open circuit condition* Capacitor 
reinsertion is then achieved by the reopening of the parallel 
breaker. This method suffers two major drawbacks as detailed below;
1) The parallel breaker, usually of the oil minimum type, has a 
typical closing time of about 5 cycles, with a further 1.5 cycles 
required for contact separation. The SGS has therefore, an inherent 
delay at the initiation and completion of the reinsertion cycle.
2) The time required for the spark gap to sufficiently deionise is 
dependent upon various factors which include environmental 
conditions, state of the gap electrodes and fault current levels.
Once the parallel breaker is opened, the voltage stress lies across 
the main gap, which if not fully deionised, may restrike at voltage 
level appreciably below the original preset value. For fault 
currents below 10 kA, a deionisation time of around 10 cycles after 
breaker closure is required to ensure adequate recovery of the gap 
withstand capability and this in turn hinders high speed post-fault 
reinsertion of the capacitors.
A further consequence of having a high gap setting is the capacitors 
would remain in circuit during most external fault conditions and 
indeed for internal faults involving highly resistive fault paths. 
Thus, the chance of Interaction between the electrical and mechanical 
systems producing subsynchronous currents, which may be initiated by 
any power system disturbance, is therefore greatly increased.
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The SGS has however, proven to be a very reliable and robust element 
In overseas countries, with excellent service histories being 
reported [5,6]. In cases where the capacitor bank installations are 
situated in remote geographical locations, thus causing obvious 
maintenance problems, and in systems in which external fault levels 
are relatively low, it is thought that the SGS will remain as the 
standard method of achieving capacitor protection. It is however, 
the poor, slow speed reinsertion capability of the SGS which 
precludes the latter from being a suitable protection in large 
integrated networks.
With the second or auxilliary gap having a lower setting, the DGS 
permits by-passing for lower fault levels. The instances of 
by-passing are more prevalent, but the DGS is capable of much faster 
reinsertion then the SGS, thus reducing the risk of system 
instability. Fig 3.2 shows the simplified arrangement of a DGS and 
in this case it is the series breaker (62) which performs the 
reinsertion. Due to the lower gap setting of G2 compared with that 
of the main gap Gl, this branch operates first to by-pass the 
capacitor. After fault clearance, the breaker B2 open circuits the 
dual branch, leaving the original main gap protecting the capacitor 
in the event of any subsequent overvoltage. In this instance, the 
main gap Gl is termed a ’clean* gap, since it has not previously 
conducted any by-pass current and so has a well defined voltage with­
stand level. The voltage stress in this case is totally placed upon 
the series breaker and not upon a spark gap, and high speed reinsertion 
is possible since a single opening action is required rather than the 
much slower close/open cycle with deionisation delay of the SGS.
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The gap setting of a SGS is typically around 2.7 pu of the nominal or 
steady state capacitor voltage. With a corresponding lower gap 
setting of a DGS around 2.2 pu, this constitutes a capital saving in 
the region of 33%. Therefore, the DGS offers both an improvement in 
the stability of the system by means of high speed reinsertion and 
large economic savings in terms of capital investment.
The above schemes shunt the capacitor with a low impedance path, 
which although is frequency dependent, its values of inductance and 
resistance are constant and linear. This results in practically all 
of the compensating reactance being lost for the by-pass duration.
As mentioned previously, the effect of this is to cause an increase 
in the effective transfer reactance of the series compensated line 
section, thereby posing stability problems. An ideal situation would 
then be to shunt the capacitor in such a way as to only partially 
remove the compensating reactance, whilst retaining full protection 
against overvoltages. This is achieved by Inserting a non-linear 
resistor in series with the dual gap branch to form the dual 
gap/non-linear resistor scheme, DGNS, as shown in Fig 3.3, and as 
originally proposed in Reference 5. The Impedance in the shunt path 
varies in sympathy with the voltage developed across the 
capacitor/resistor combination, producing a self-regulative action, 
holding the capacitor voltage to an acceptable level, whilst merely 
reducing the compensation as opposed to losing it altogether with the 
other schemes. A simple analysis of the steady state fault 
condition, whereby only power frequency components are considered, 
enables a simple expression to be developed for the effective change 
in the degree of series compensation. The ratio of the capacitive
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reactance to the line pps impedance yields the steady state prefault 
degree of compensation;
For the SGS or the basic DGS, the whole of the compensation is lost 
during by-passing, hence the variation is described by;
However, the corresponding cycle of the DGNS may be described by;
SF being a fraction of Scie, S F * Sc/(1+(XC/R)2 ), R being the 
resistance of the non-linear resistor.
The variation of R with the time varying voltage across it causes the 
degree of compensation to change between Sc (R very large) and some 
smaller quantity dependent upon the minimum value of R. During the 
faulted period therefore, the transfer reactance of the series 
compensated line section is not so dramatically increased as with the 
SGS or DGS, the overall effect of this being to reduce the 
acceleration of the supply generators.
To illustrate the above effects, power transfer curves for the system 
of Fig 3.4 may be constructed, as shown in Fig 3.5. During steady 
state conditions, normalised power transfer curves are identical for 
both the DGS and DGNS and are based upon the standard equation;
 3.1
 3.2
Sc Sp - 3.3
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P - Ep.EQ.sin(6 )/XT —  3.4
Where E P and E q  are the generator line voltages, s is the load angle
between the two ends and XT is the transfer reactance given by
X L - Xc. Now assuming that 50% series compensation is employed and
that a fault at F results in the by-passing of the capacitors, XT
then doubles (Xc falls to zero) for the DGS. Hence for a given input 
power PIN , Fig 3.5a indicates that area 1 is larger than area 2, 
which if the equal area criterion is applied, reveals that such a 
situation poses a threat to the system stability. However, by 
appropriate selection of the non-linear characteristic, a 
corresponding curve for the DGNS scheme is obtained as shown in 
Fig 3.5b. For the case considered, an average degree of 
compensation of just less than 30% during the period of fault is 
applicable, and it is clearly evident that area 1 is now
substantially less than area 2 , thus removing the threat of
instability.
By consideration of a series equivalent circuit of the 
capacitor/non-linear resistor combination, a time variant series 
resistance, dependent upon the non-linear characteristic may be
determined. Hence a desirable series damping element is introduced
into the line section which considerably reduces the magnitude and 
effects of any subsynchronous currents which may be present on the 
system. Indeed because of this damping effect, the non-linear 
resistor reduces all of the switching transients associated with 
capacitor bank protection equipment.
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After fault clearance, the line currents and hence the magnitude of 
the voltage across the series capacitor/non-linear resistor 
combination falls. The compounding effect of the non-linear 
characteristic is that the current in the by-pass branch diminishes 
to an even lower level. Thus almost immediately after fault
J
clearance, most of the line current is transferred back through the 
series capacitor. This then constitutes an automatic reinsertion of 
the capacitor, without the need for any breaker switch action at all. 
The series breaker is then opened some time later to extinguish the 
gap although the opening delay is no longer critical since very high 
speed reinsertion has already been achieved. In addition, the 
stresses placed upon the series breaker in the DGNS are minimal due 
to the very low current levels which it is required to interrupt.
In summary, the inclusion of a non-linear resistor as part of the 
dual gap branch, introduces the following capacitor protection 
advantages;
1. Very high speed reinsertion.
2. Improved compensation during the faulted period.
3. Increased damping of subsynchronous components.
4. Reduced stress upon capacitor protection breakers.
5. Reduced switching transients.
3.2 Simulation
In order to assess the effects of capacitor by-passing the 
reinsertion upon the fault transient waveforms, particularly at 
relaying locations, the operation of each type of capacitor
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protection scheme was simulated* The frequency domain techniques 
described in Chapter 2 are applied to the SGS and the DGS, whereas a 
combination of time and frequency domain analyses is required for the 
DGNS model*
For each case, the total voltage developed across the capacitors in 
each phase, is checked against a preset threshold value. Once the 
threshold is exceeded, the digital techniques for simulating the 
operation of the spark gaps, ie, the opening and closing of the 
switches, are involked as described below*
3.2.1 SGS
The operation of the SGS in summary, involves the injection of a 
voltage across the gap terminals equal and opposite to the open 
circuit gap potential, a technique fully described in Chapter 2.
3.2.2 DGS
In Section 3.1 it was made clear that the lower gap setting of the 
DGS is beneficial to the financial aspects of the capacitor 
installations. However, there is an associated increase in the 
number of by-passing operations which the DGS must then make. From a 
simulation point of view however, the by-passing action of the DGS is 
exactly the same as for a SGS since the series breaker is in the 
normally closed position (Fig 3.3). Hence the only difference in the 
modelling of the two schemes is the lower preset threshold value of 




The simulation of a DGNS by-pass action involves a more complex 
process than a simple voltage injection. It is essentially a hybrid 
combination of the time and frequency domain techniques, developed 
for secondary arc simulation work by Johns and Al-Rawi [23].
Typicalvoltage/current characteristics of a silicon carbide and a 
zinc oxide non-linear resistor are depicted in Fig 3.6, whereby the 
voltage is a function of the current which in turn is a function of 
time, hence.
vR (t) - f(i(t),t)   3.4
and typically; y R (t) =* k.i(t)p  3.5
From the universal system matrix, described in Chapter 2, the 
effective or Thevenin impedance, ZT (w), looking into the system from 
the capacitor terminals, with all voltage sources set to zero, is 
readily found. (See Appendix A3.1). For one particular capacitor, 
the frequency domain equivalent circuit is then drawn as in Fig 3.7. 
The latter is constructed on the assumption that no other capacitors 
have previously been by-passed, ie all other by-pass currents are 
zero. The voltage balance relationship of the circuit is then 
simply;
V r = Ec ~ ZT .I  3.6
This frequency domain equation cannot be solved since the voltage and 
current through the resistor can only be related in time. However,
Gq 3.6 is readily transformed into an equivalent time domain 
expression via Fourier methods;
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vr(o ■ ec(t> -y-i(zT.i)




The Integral part of Eq 3.8 Is solved by application of the
convolution theorem, such that;
VR(t) = ec (t) - J *  Zx (t-r)l(r) dr  3.9
where ZT(t-r) = 1 ,x .eJw(t~T> dw  3.10
2ir —oo
and t is a dummy variable of integration.
Equation 3.10 is representative of the impulse response of the system 
or in other words, the function ZT(t-r) describes the voltage 
variation that would be produced across the capacitor terminals due 
to the injection of a unit impulse of current into ZT(w). Since a 
real, causal physical system is under consideration, the function 
ZT (t-f) must be zero for t - r < 0 o r t < r. Furthermore, the time 
t - 0 can be defined as the precise instant of by-passing such that;
The modified Integral limits are then applied to Eq 3.9 such that;
t
vR(t) = ec(t) - f  Z r ( t - r ) H r )  dr  3.12
o
t




Any digital simulation analyses time responses on a sample by sample 
basis and the forcing function ec(t) and the impulse response Z T(t-r) 
are obtained in discrete samples using Fourier transform techniques, 
referred.to in Chapter 2. Moreover, the expression of Eq 3.4 may now 
be introduced to enable the solution of Eq 3.13, to be made from the 
instant of by-passing until the end of the observation period, this 
being split into *n* steps of width 'aT'. Thus;
Now the integral part of Eq 3.14 is numerically evaluated by simple






J  ZT(t-r)i(r) dr =* (first + last ordinates)/2
i
+ (sum of all others)
o r  i n  a n a l y t i c a l  t e r m s ;  
nAT
f ZT(t-r)i(r) dr * Z T(o)i(n)+ZT(n)i(o) ZT (l)i(n-l)+ZT(2)i(n-2) 
+ +   +ZT(n-l)i(l)o 2
 3.15
nAT
ie / z T(t-T>i(r) dr - ZT (o)l(n)aT + ZT(n)i(o)AT
n -1




At the instant of by-pass, the circuit resembles a simple R-C 
charging network, with the capacitor acting as a short circuit. Thus 
the first current sample i(0 ) is therefore only limited by the 
non-linear resistance, ie i(0) ■ ec (0)/R.
The summation part of Eq 3.16 is valid for n > 2, but for n ■ 1, it
is zero hence Eq 3.14 becomes;
ec(D
and for n > 2 ;
®c(n) ** f(l(n),n) + |*ZT(o)i(n) + ZT(n)i(o)jAT  3.18
n-1
+ y ^ Z T(n-k)i(k)AT 
k=l
A knowledge of the characteristic behaviour of f(i(l),l) enables 
Eq 3.17 to be solved for i(1) since e c (1), i(0), Z T (0), Z T (1) and 
AT are known quantities. Subsequently for n > 2, the summation only 
involves previous values of current i (k), that is for the jth 
calculation, only terms upto j-1 are required. Hence n ■ 1 initiates
a recursive method, establishing a starting point for the total
solution upto time n^T. With the foregoing considerations in mind,, 
when solving Eq 3.18 at any particular sample, the summation is 
therefore effectively a constant. Moreover, the terms Zt (0).a T/2 
and Zj(n).^T/2 appear in each calculation and as such may also be 
taken as constants. Rewriting Eq 3.18 then gives;
*[
f(i(l),l) + I ZT(o)i(l) + ZT(l)i(o)[a T  3.17
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where C ■ Z x(0).aT/2,D *■ Zx(n) .1(0). aTT and X
2
ec (n) - f(i(n),n) + C.i(n) + D + X
ZT(n-k)i(k)aT
The quantity f(i(n),n) Is now considered In detail remembering that 
this represents the non-linear resistor voltage as a function of the 
current. By piecewise linearisation of the characteristic of Fig 
3 .6 , simple linear equations of the form y * mx + c are obtained. 
The detailed Fig 3.8 shows a sub-divided characteristic with three 
main areas described by;
Once the current i(n) is determined from Eq 3.19, the corresponding 
voltage v R(n) and the associated slope and intercept values are then 
readily obtained. The accuracy of the linearisation obviously 
depends upon the number of sub-divisions which are taken and the 
technique is valid only if the current is actually flowing in the 
resistor. Hence at the precise instant of by-passing, the current 
flowing in the by-pass branch, is assumed to be ec (0)/R, which 
enables the evaluation of the first sample value of f(i(l),l). Given 
that the open circuit condition of the branch results in no potential 
difference across the resistor, prior to by-passing, it is assumed 
that the slope of the characteristic is the greatest value ie m 3 % .  
Once the step voltage is applied to simulate the spark gap 
operation, the current quickly achieves its correct value and any 
error introduced by the original estimation is quickly swamped.




The above method then allows the resistor voltage to be expressed in 
the form;
vR(n) ■ f(i(n),n) ■ Vc+ m.l(n)  3.20
where Vc is the current intercept value and m the corresponding 
slope.
Now substitution of Eq 3.20 into Eq 3.19 yields;
ec (n) = Vc + m.i(n) + C.i(n) + D + X   3.21
or i(n) - (ec (n) - Vc - D - X)/(m + C)  3.22
Given any sample of the forcing voltage ec(n), the corresponding 
sample of current in the by-pass branch, i(n) is found. Again it is 
emphasised that when n ■ 1, X = 0 and from the linearised resistor 
characteristic, values of v R and m are determined from the first 
resistor current sample i(0 ), hence;
i(1) - (ec (l) - V c - D)/(m + C)   3.23
In order to establish the effects of inserting the non-linear
resistor across the capacitor, upon the rest of the system, the same 
digital process as that for the SGS is employed, with the forcing 
voltage e c(t) replaced by [ec(t) - v R(t)]. The frequency transform 
of the latter quantity is then applied to the system universal matrix 
as before.
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The foregoing describes the simulation of one capacitor by-pass 
operation only. For the SGS and the DGS any subsequent by-passing is 
achieved simply by setting the forcing voltage in the first by-pass 
branch to zero. In other words, the system is again de-energised and 
the new forcing voltage in the second by-pass branch determines the 
superimposed components at all points within the system. 
Unfortunately, such a straightforward approach is not applicable for 
the DGNS simulation due again to the fact that the non-linear 
resistor voltage and current cannot be related as a function of 
frequency. The non-linear path formed by the first by-pass must be 
opened at the instant that the second capacitor voltage exceeds the 
threshold level. This is only a temporary, but necessary measure to 
enable the correct voltage profile across the second capacitor, over 
the whole observation period, to be determined.
At this stage it is worth describing the method by which the by-pass 
branches are opened by each scheme. This action interrupts all 
current in the by-pass branch thereby reinserting the capacitor into 
the system. The general arrangement is shown in Fig 3.9 whereby the 
current is injected into the capacitor terminals from an ideal source 
in series with some impedance quantity, D. Because an ideal source 
is used, it is irrelevant whether the latter consists of linear or 
non-linear elements, the current flowing into the capacitor terminals 
is exactly the same as that generated by the current source. This 
technique is therefore suitable for each type of capacitor protection 
scheme.
Returning to the DGNS scheme, the sequence of events up until the 
second capacitor voltage exceeds the threshold level is then;
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1. First capacitor by-pass at t * T cp, associated superimposed 
components added to total variations at all points*
2. Second capacitor voltage > threshold at t - T CQ. First 
branch is opened at t a t c q > associated superimposed components 
added as above*
Both capacitor by-pass branches are now closed simultaneously and it 
must be stressed that in practice, the first branch would remain 
closed for the whole period, it is only for computational reasons 
that it is temporarily opened* Now as two forcing voltages are 
applied simultaneously to the circuit, this demands the 
simultaneous solution of time domain equations to determine the 
resistor voltages* For mathematical convenience, it is an advantage 
to redefine time t =* 0 as the instant of second capacitor by-pass ie 
T cq becomes time zero. The procedure for determining the resistor 
voltages is described in Appendix A3.2 and the injection process then 
involves two quantities given by;
ECp " j F f a c P ^ O  “ v Rp(t))|
 3.24
a n d E Cq  “ j p l C e c Q ^ )  “ v R Q( t ))}
3.2.3.1 External Line Circuit Breaker Opening
For the special case described in Chapter 2 whereby a single line to 
ground fault occurs on an external line section causing the internal 
capacitor by-passing, single pole opening to clear the fault with 
respect to the compensated line, is achieved simply for the SGS or 
DGS. Once again however, the non-linear paths of the DGNS must be
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temporarily opened and reclosed as above. With the non-linear 
path(s) open, a current injection applied to the circuit then 
simulates the pole opening as described in the previous Chapter. The 
effect of this is that the impedance term Zx(w), ie, the Thevenin 
impedance looking into the capacitor terminals, is modified due to 
the change in the state of the system. Using the new Zx(w) and hence 
impulse response, the by-pass branches are reclosed again with time 
zero redefined to be the instant of pole opening. Appendix A3.1 
includes the calculations for finding the Thevenin impedances both 
with and without the faulted phase breaker pole closed.
3.3 Simulation Results
Figs 3.10 to 3.12 illustrate the desirable features of the DGNS for 
a line to ground fault at the point F in Fig 3.4. The faulted phase 
line currents of Fig 3.10, common to both ends of the system, show 
that for a high gap setting associated with a SGS, substantial 
subsynchronous modulation is dominant. With the DGS, some of the 
subsynchronous current is attenuated, due to the large step increase 
in the transfer reactance, which also causes the magnitude of the 
line current to fall. With the DGNS however, the subsynchronous 
component is all but eliminated and the line current is observed to 
be approximately 400 amps higher than that with the DGS. Waveforms 
associated with the capacitor bank closest to the fault are given in 
Fig 3.11, from which it is seen that the DGS causes the capacitor 
voltage to be clamped to almost zero. The DGNS however, adequately 
protects the capacitor against overvoltage, whilst maintaining a 
substantial voltage across the latter. A comparison of the by-pass
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branch currents of Fig 3.11c and d, shows that the magnitude of the 
switching transient of the DGS is approximately 5 times that of the 
DGNS, a result further emphasised by the detailed waveforms of Fig 
3.12a. After the fault is cleared, Fig 3.12b shows that for the DGS, 
a substantial current (500 A peak) flows in the gap branch, whereas 
for the DGNS, at approximately 20 milliseconds after fault clearance, 
the current diminishes virtually to zero. The series capacitor 
would, in the latter case, then be almost fully reinserted without 
the necessity of interrupting the gap branch current.
Of the three schemes described, the DGNS is thus the most attractive 
since it boosts the transient stability of a series compensated 
system, whilst offering economic savings by way of reducing the 
withstand requirements of the capacitors.
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Fig 3.1 Single gap scheme (SGS)
Gl
G2
Fig 3.2 Dual gap scheme (DGS)
G2
Fig 3.3 Dual gap/non-linear resistor scheme (DGNS)
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Fig 3.5 Power transfer curves for system of Fig 3.4, 




Fig 3.6 Non-linear resistor characteristics
I
Fig 3.7 Thevenin equivalent circuit (frequency 
domain) for DGNS by-passing
Vt i io
Fig 3.8 Piecewise linearisation of non-linear 
resistor characteristic
i
Fig 3.9 Capacitor reinsertion model




—  2 _
SGST
i X 1 0 3 
(A) 3_l
2 _
I2 0 8 0 1 00
t (ms)
—  2 _
DGS







Fig 3.10 Faulted phase line currents for an 'a' to earth 















































Fig 3.11 Waveforms for capacitor bank near busbar P showing 
comparisons between the DGS and DGNS
(a) 'a' phase capacitor voltage, DGS
(b) ra f phase capacitor voltage, DGNS
(c) !a' phase capacitor gap branch current, DGS
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Fig 3.12 Detailed comparison of gap branch currents for
DGS a n d  DGNS f o l l o w i n g  ( a )  g a p  f l a s h o v e r  a n d  ( b )  
f a u l t  c l e a r a n c e
CHAPTER 4: DIRECTIONAL RELAYING PRINCIPLES
The analysis of system faults in terms of superimposed voltage and 
current components has been described in previous Chapters. Any 
relaying pcheme based upon such measurands is fundamentally sound 
since the latter are informative of the transient condition alone. 
Furthermore, relaying signals comprised of modal superimposed voltage 
and current components offer the distinct advantages, in terms of 
security, over relays employing segregated phase comparisons, as 
outlined in Chapter 2. The proposed relaying scheme is fundamentally 
based upon the modal superimposed quantities, but to aid 
comprehension of the fundamental operating principles, the bulk of 
the analysis refers to a single conductor system which is therefore 
devoid of complications due to interphase coupling.
4.1 Direction Fault Detection
4.1.1 Surge Propagation
A single conductor system, linking two ends P and Q is shown in 
Fig 4.1. The latter includes the positions of two directional relays 
forming the proposed unit line protection scheme and the specified 
directions of current are important to the understanding of the basic 
operating principle. The de-energised network corresponding to the 
above system is thus drawn in Fig 4.2, where the line sections are 
represented by surge impedances, such that;




Where R, 6 , L, C are the distributed parameters of the line section. 
Now given that wL (w) >> R(w) and wC(w) >» G(w), in other words 
virtually lossless transmission, and that the parameters can, for 
simplicity, be considered frequency independent, then ZQ (w) becomes 
real, such that;
ZQ - V  L/C  4.2
Thus with respect to Fig 4.2, the sudden excitation of the system at 
F, by the application of the forcing V F, causes the superimposed 
voltage wave to propagate towards each end with corresponding current 
components;
I i - I j  - VF/Z0  4.3
Hence the voltage and current components at any point along the line 
are related by the line surge impedance ZQ , with the velocity of 
propagation being;
c LC -  3 x 10® m/s (lossless line)  4.4
From basic transmission line theory, it is well known that points of 
impedance discontinuity presented to incident waves, cause partial 
reflections of the latter. Series capacitors therefore, offering an 
immediate step impedance change, may influence any travelling wave 
component passing through them. The series capacitors are always in 
circuit during the initial post-fault period and the simplified 
equivalent circuit of Fig 4.3, showing only the capacitor/line 
section from F to Q, is used to determine the influence upon the 
incident waves. Assuming an infinite bus at Q for simplicity, an 
equivalent terminating impedance presented to point A is thus;
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ZT =■ zc + ZQ  4.5
Hence, a wave V F, propagating from F through Z Q will undergo the 
following reflection;
VR 88 (ZT - Z0 ).VF, 4.6
zT + ZG
with the associated transmitted component being;
V T - (2.Zt ).Vf  4.7
Z T ^  Zi
Now since the current through a previously uncharged capacitor 
(de-energised network) is limited only by the impedance associated 
with the applied voltage source and the initial impedance of the 
capacitor may be taken as zero. In other words, the voltage across 
the capacitor cannot be changed instantaneously, hence Zc is assumed 
to be zero. Therefore the foregoing equations become;
Z T = ZQ
and V R * 0  4.8
V T - V F
Thus the propagation of the surges in the initial period subsequent 




Any fault occurring in between the two ends is referred to as 
internal or forward to both relays. Conversely, a fault behind 
either relay is considered as external, that is forward to one relay 
and reverse to the other. Since two directions to fault are possible 
it is then necessary to formulate two relaying signals, which for the 
proposed scheme take the familiar form [15];
Si(t) = V(t) + I(t).R0
 4.9
S2 (t) - V(t) - I(t).R0
Where V(t), I(t) are the superimposed voltage and current components 
measured at the relay location, and Ro is a replica resistance, 
matched to the surge Impedance of the line, Z0, the importance of 
which will become clear later. The behaviour of the two signals 
under both internal and external fault conditions is explained 
below.
4.2.1 Internal Fault
For the de-energised network of Fig 4.2, the application of the fault 
point generator causes the propagation of the voltage and current 
waves, and subsequent reflections, to form the lattice diagram of 
Fig 4.4. The latter assumes constant reflection coefficients at the 
source terminations and no resistance in the fault path. Hence the 
relevant voltage reflection coefficients are as follows;
kVp ■ (ZP - Zo)/(Zp + Zo)
kyQ * (Zq “ Zq )/(Zq + Z0) — 4.10
and kVF ■ -1 (effectively isolating the two sections, P to F 
and F to Q)
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Since the propagation velocity is approximately 3 x 10* m/s, there is 
a finite delay before the components reach the relay locations, given 
by;
T p p ^ V  LC x x PF and Tpg =*>/ LC x xFQ  4.11
From the lattice diagram, the total voltage and current variations at 
either end are found from the summation of each wave component and 
for end P in particular;
Vp (t) = [ 1+k Vp ] • VF (t-TPF) - k p[l+kvp ].VF (t-3T^F)  4.12
and for the current, taking into account the specified direction of 
current measurement;
Ip (t) = [kyp~1J «VF(t-*Tp^ kp [ 1 -kyP ] .VF(t—3Tpt) 4.13
Zo
Thus for Tpf < t < 3Tpi;
Vp(t) - [l+kvp].VF(t) and Ip(t) = [kyp-l].VF (t)/Z^  4.14
The relaying signals are then;
S ^ t )  « [l+kvp].VF(t) + ([lVp-lJ.VpCtJ/ZQ).!^  4.15
and S2 (t) - [l+kvp].VF(t) - ([kvp-l].VF(t)/Z0 ).R0
If the replica resistance is matched to the surge impedance ZQ then; 
Si(t) a 2.kv p *VF(t) 
and S2(t) - 2.VF (t)
ie Si(t) =* kVP .S2(t)  4.16
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For time t just greater than 3TPF;
Vp(t) * [l“kyp ]»VF(t)
and Ip (t) “ [2kyp*"kyp ~ 1] *VF(t)/ZQ
 4.17
thus Si(t) * 2kyp•[1—kyp].Vp(t)
and S 2(t) “ 2.[1-kyp].VF(t)
ie Si(t) = k yP. S 2 (t)  4.18
For all real systems, the range of values that the reflection 
coefficient k y p  can take is -1 < kyp* 1 , hence for all time 
subsequent to fault inception, the magnitude of Sj is always less 
than S2, ie |S2 | > |SiI.
4.2.2 External Fault
The de-energised network of Fig 4.5 shows a fault location just 
behind busbar P, which causes a voltage and hence a current wave to 
propagate towards Q.A similar lattice diagram to the case above is 
constructed as in Fig 4.6, with the total variations at P given by;
and IP(t) - [Vp(t) - 2.kyQ.VF(t-2T) + 2.kVQ2.VF (t-4T)\ / 7 0  
where T is the transit time from P to Q. Hence for 0 < t < 2T;
The relaying signals formed from these components then become;
V F(t) - VF (t)  4.19
VP (t) - V F(t) 
and IP(t) * VF(t)/ZQ
 4.20
SiCt) - 2VF(t) and S2 (t) - 0 
ie ISj I > |S2|.
 4.21
- 57 -
Thus the opposite effect of the magnitude of S j being larger than S2> 
in the initial period, is observed. However, considering the 
subsequent period 2T < t * 4T, the following relations are 
available;
Si (t) - 2. [l-kVQ] *VF(t)  4.22
and S2 (t) = 2 .kvQ»Vp(t)
thus Si (t) = ([l-kvQ]/kvQ)»S2 (t)  4.23
For -1 < k v Q < + 1» Eq 4.23 reveals that the arrival of the components 
reflected at Q, at time t * 2T, may cause the initial magnitude 
relationship of S x and S2 to be reversed, ie the magnitude of S2 may 
be larger than that of Si for this external fault condition. After a 
further period of 2T seconds however, the original magnitude 
relationship is restored by the arrival of further reflected 
components, with the signal ratio being as follows;
S 1 (t) = -U/Ikv^-lcvQ] + 1).S 2(t)  4.24
and for -1 < kyQ * there is no value of k VQ which satisfies the 
expression | S 11 < IS2 U
In summary, the foregoing analysis has shown that the initial 
variations of the superimposed voltage and current components are 
such that the relaying signals provide a suitable criteria for 
determining the direction to fault, that is;
IS2 (t) I > |S1(t) | indicates a forward fault   4.25
and IS1 (t) | > |S2(t) I indicates a reverse fault.
The former relation is valid for all time after the arrival of the 
superimposed components at the relaying point, whereas the latter is
- 58 -
always valid initially, but subsequently, is subject to staggered 
time periods of correct and incorrect indication. To this end, 
special filtering techniques have been developed, as described in 
Chapter ,5, to emphasise the lower frequency signal behaviour and 
hence to Increase the security of the directional decision, in the 
presence of high frequency travelling waves.
The analysis has been carried out assuming solid fault conditions, 
but the inclusion of some finite fault path resistance merely alters 
the waveshape of the forcing voltage. Additional components 
reflected from each end may then be partially transmitted through the 
fault point, thus affecting the variations at the other end, but the 
directional properties of the components and hence the established 
magnitude criteria remain unchanged. Moreover, a resistive fault 
path tends to reduce the probability of magnitude relationship 
reversal for the reverse fault condition, since the incident wave is 
then only modified by the fault/source termination, instead of being 
totally reflected and inverted.
4.3 Effects of Remote Infeeding Generation
The source termination considered above are representative of a 
single machine providing all of the infeed at the busbars. However, 
multisection systems comprising plain and compensated feeders, are 
widely encountered in the working environment. In such situations 
the remote generation and infeeding line sections may, for the 
purpose of fault transient analysis, be modelled into composite 
equivalents, which then reduces the network to something similar to 
the simple interconnection of Fig 4.1. However, any surge components
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which propagate towards the remote ends, would be partially reflected 
and hence return as incident waves to the relaying location. For the 
de-energised system of Fig 4.7, the lattice diagram of Fig 4.8 
illustrates the surge pattern for the situation in which xPF> x Rp.
Again the assumptions are made that kVF = -1 (solid fault) and that
kyp and k VR are constant. If T t is the transit delay from P to F
and T 2 is the transit time from P to R, the voltage and current 
variations for Ti > T 2, are described by;
VP(t) - (1 + k VP)VF (t - Tj ) + (1 + kVp)2kVpVF(t(T1 + 2T2 ))
and IP(t) = [(kVP - 1) VF (t - T t ) + <1 + kyp )2 k VRV pCt-CTj + 2T2 ))]/ZQ
For time t just greater than T i ;
Si(t) - 2kVPVF (t) and S2(t) = 2VF (t)
hence |S2| > |S11 as required. However, for time t just greater than 
T + 2Txi T  ^ 2 >
Sj(t) - 2(kvp + (1 + kvp)2 kVR).VF(t) and S2 (t) - -2VF(t)
Therefore, if the condition k vp + (l+kvp)2kVR > 1 is satisfied, then 
IS11 > |S 2| for a forward fault.
Thus although the initial signal variations are always consistent 
with the developed magnitude criteria, there can be dependent upon 
the system configuration, a reversal of the initial directional 
indication. Thus the enhancement of the lower frequency signal 
behaviour, as achieved with the aforementioned filtering techniques 
is imperative for guaranteeing absolute security of decision for any 
arbitrary system configuration.
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4.4 Effects of Variant Reflection Coefficients
Hitherto, the terminations behind the relays have been expressed in 
terms of constant surge impedances which therefore exhibit constant 
reflection coefficients. In practice of course, the source 
terminations are comprised of Inductance and resistance and as such 
absorb and dissipate energy supplied by the forcing quantity, 
subsequently returning part of that energy to the latter. Such 
behaviour is dominant just beyond the initial surge condition and is 
particularly relevant for low frequency signals derived from narrow 
bandwidth transducers such as cvts. For the specific case of a fault 
close to a source termination, assuming for simplicity that the other 
end of the line section is perfectly matched, a simple de-energised 
circuit may be drawn as in Fig 4.9. The sudden application of the 
voltage source, V F(t), at the fault point, then generates the 
following variations;
V F(t) ■ VM.sin(wot+0 )  4.28
is(t) « VM/ZS .[sin(w0 t+e-^) - sin (e-^)e t/T ] 
where Z s2 = R2 + (w0L )2
4> m tan _1 (woL/R) 
and T - L/R
Similarly, expressions may be derived for effective
capacitive/resistive terminations which may arise from double circuit 
feed rounds [1 0 ];
*s(t) ■ VM/ZS . [cos(wt+0-i/O + a/w.sin(a- $ )  .e_at ]  4.29
where Zs2s» R 2 + (l/w0C) 2
a - 1/RC
4/ - tan-* (w0CR)
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The behaviour of the current, is(t), described by Eqs 4.28 and 4.29, 
is characteristic of an offset sinusoid and for the inductive 
termination, the first zerocrossing of the voltage, after fault 
Inception, causes the initial polarity relationship between the 
superimposed voltage and current to reverse. The result of this is 
that the signal magnitude criteria would then Indicate the opposite 
direction to fault. Conversely, it is the first zerocrossing of the 
current associated with the capacitive termination which determines 
the polarity reversal instant. In both cases, the initial polarity 
relationships are regained shortly after this reversal period, hence 
the overall variation may be described in three time periods, as 
Indicated by Fig 4.10. The voltage and current components upto time 
T t produce the correct magnitude relationship between and S2 , ie 
IS2 | > |S11 for a forward fault. After the period Tj , ie T2< t « T2 , 
the voltage and current components are incorrectly indicative of the 
direction to fault, but clearly, this period is relatively small when 
compared to the total period Tj + T 3 during which correct indication 
is available.
At this stage it is worth emphasising that the polarities of the 
voltage and current components are independent of their relative 
magnitudes. This in turn ensures that the directional magnitude 
criteria applied to the relaying signals, remains valid under 
conditions where the signals are dominated by either the voltage of 
current component. Thus with respect to the original signal 
expressions of Eq 4.9, it is not essential for the product I(t).R0 
to be equal in magnitude to V(t), and as such perfect matching of Rq 
to the line surge impedance, which of course in practice, is 
virtually impossible, is no longer a necessity.
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For the inductive termination, the period T j is 10, 5 and 2.5 ms for 
fault angles of 0,90 and 135° respectively with a 50 Hz forcing 
voltage. It may be shown that regardless of the fault angle or X/R 
ratio of the source, the voltage and current components have the 
correct relative polarity during period T,. Some degree of 
difficulty exists however when analysing the capacitive termination, 
since it is the current component and not the well defined forcing 
voltage which determines the period Tj. For a purely capacitive 
termination (Xc >> R), the superimposed components are indicative of 
the opposite direction to fault. However, no such situation is 
possible in practice because the presence of any finite resistance 
biasses the current towards the correct polarity with respect to the 
applied voltage. Such behaviour is nothing more than the standard 
transient condition of a resistor/capacitor charging arrangement. As
correctly pointed out in Reference 10, the steady state transient 
condition may cause the source behind the relaying point to appear 
capacitive (making the extreme assumption of negligible source and 
line resistance), but the new scheme is in fact designed to operate 
on the total superimposed component, particularly in the initial post 
fault period. Thus the straightforward assumption that the source 
may be represented by pure capacitance is not in fact the correct way 
to analyse the behaviour of the proposed directional scheme. The 
conclusion is that regardless of the nature of the reactive component 
behind the relay, the presence of any finite resistance enables the 
reliable determination of the direction to fault to be gained from 
the initial signal variations.
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4.5 Multiphase Directional Relaying
With the adoption of the modal decoupling technique, the behaviour of
a multiphase system may be described in terms of (n v separate single
>
phase type circuits, where *nf is the number of phases involved.
This technique is successfully applied to transmission lines and the
assumption of ideal transposition of conductors, throughout the 
entire length of the line section, leads to a frequency invariant 
modal transformation matrix [S]• The latter, in conjunction with 
it’s inverse, dlagonalises the system matrix [P] where [P] is formed
from the product of the series Impedance and shunt admittance
matrices of the system, and there are an Infinite number of matrices 
which are able to perform such a task. By careful choice of the 
matrix [S], scalar elements are found such that [S][P][S]-*Is 
diagonal. The benefits of a scalar transformation are two fold;
a) The theoretical analysis of the transient behaviour of the 
systems is very much simplified.
b) For digital computation, the extra time and memory requirements 
associated with complex arithmetic are removed.
One such matrix, known as the Karrenbauer transformation matrix takes 
the form;
-
1 1 1 1 1 1
1 1 -2 and [S]->- 1/3 1 0 -1
1 -2 1 1 -1 0
_ -
Therefore consideration of the established relationship between the 
modal and phase voltages, [Vc ] ■ [S]-1^ ]  gives;
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Vci “ (Va  + VB + Vc )/3
V C2 - (VA - Vc)/3  4.30
and V c s  - ( V a  - V b ) / 3
}
The Aerial mode components (modes 2 and 3) exhibit the same 
propagation characteristics ie Z 02 » Z 03 and c2 ■ c3 , and 
consideration of Eq 4.30 suggests that for all types of fault, either 
one or both of the Aerial modes is excited, regardless of the Earth
mode. The latter enables the processing of only the Aerial modes for
relaying purposes, thereby reducing signal processing requirements, 
without loss of discrimination for all fault types. A further 
significance of utilising only the Aerial mode quantities is that 
unlike the Earth mode, the superimposed currents circulate within the 
boundary of the Aerial path without the need for an earth return.
When considering double circuit applications therefore, independent 
relaying of each circuit is made possible, since the Aerial current 
distributions summates to zero, effectively isolating or de-coupling 
the two circuits.
The relaying signals of Eq 4.9 are thus formed for each mode;
Si(t)2 ,3 “ V(t)2 »3 + I(t)2,3 .R0
and S2 (t)2 , 3 ° V(t) 2>3 — I(t)2 , 3.Rq
Where V(t) 2,3 and I(t)2,3are the mode 2 and 3 superimposed voltage 
and current components respectively.
The behaviour of the modal relaying signals in terms of directional 
magnitude relationships, for both forward and reverse faults is 
somewhat similar to the single phase case. The problems encountered
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with segregated phase relaying schemes, associated with sound or 
healthy phase coupling are overcome, since the behaviour of any 
particular modal signal is independent to, and hence has no effect 
upon, the other two modes. For any type of fault, the three phase 
system condition is represented by three interconnected modal 
circuits, a technique similar to that of symmetrical components. The 
Aerial mode impedances are akin to those of the pps quantities with 
the distinct advantage that the modal analysis is valid from the 
very instant of fault inception, whereas the symmetrical component 
technique is only valid under steady state conditions. Thus the 
modal components utilised by the new relaying scheme enable the 
latter to render a reliable decision with the minimal degree of post 
fault delay.
For all types of fault, Reference 20 describes the modal circuit 
Interconnections which enable the relaying point quantities to be 
estimated for verification of the foregoing magnitude criteria. Only 
three phase solid faults are seen to produce total reflection at the 
fault point (kvF “ ~1 )» whilst for all other fault types, partial 
transmission of components through the fault point is possible. Thus 
the magnitudes of the superimposed components produced at each end 
are affected by the source and line impedances at the opposite ends* 
However, as described earlier, the initial signal variations are such 
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Fig 4.10 Superimposed voltage and current variations
for inductive and capacitive source terminations
CHAPTER 5: COMPUTER IMPLEMENTATION OF DIRECTIONAL RELAY
The proposed relay is designed for implementation with the latest 
generation of 16 bit microprocessors, which together with the 
analogue pre-filters, forms a hybrid scheme. In computer simulation 
terms, the difference in analogue and digital quantities is only that 
the former is performed with floating point arithmetic, and the 
latter with integers. The total variations of secondary voltage 
and current are mixed into modal form at the analogue stage, to form 
the two Aerial mode components alone. The advantage of this is that 
the number of A/D conversions is reduced from 6 (three voltages and 
currents) to 4, with obvious savings in conversion times.
The signal processing and decision making are performed digitally for 
the following reasons;
a) The superimposed quantities are extracted from the total 
variations with no delay, which cannot be reliably achieved with 
analogue steady state suppression devices. The alternative in 
analogue form is to use charge coupled devices, but these have a 
history of poor in circuit performance and are often subject to 
irregular outputs arising from clock synchronisation problems.
b) Algorithm and constant changes as required for different system 
applications are effected simply by software re-programming. Such 
changes in analogue form would constitute device replacement.
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c) Microprocessors are inherently suitable for self checking or 
testing which is an attraction from a commercial point of view, since 
this directly contributes to the availability of the relaying scheme 
as a whole.
d) Minimal interfacing is required for modern digital communication 
systems, a factor of prime importance when two ended protection 
schemes are employed.
The block diagram, of the proposed scheme from the primary system, to 
the relay outputs is shown in Fig 5.1, each section of which is 
described below*
5.1 Primary System Information
The primary system fault transient information is derived via the 
frequency domain techniques described in Chapter 2. The digital 
simulation is run at 8 kHz, which therefore yields accurate 
information of upto 4 kHz. It is pointless extending this bandwidth 
since the cvts which are used almost without exception on ehv 
systems, have a very low cut off frequency of typically 600 Hz. Most 
cts however have a very wide bandwidth, upto 10 kHz, but as detailed 
below, an Interface is used in the current channel to generate a 
proportional voltage over a specified frequency range, much less than 
10 kHz. Moreover, an analogue low pass filter is employed to 
pre-condition the signals, with a cut off frequency well below 4 kHz, 
hence the requirement to provide very high frequency primary system 
information, above 4 kHz, is removed.
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5.2 Analogue Stages
5.2.1 Primary System Interface (PSI)
The PSI comprises the cvt and ct transducers, a current Input 
module (CIM) and pre-filters. Because of the wide bandwidth of the 
ct, a simple turns ratio factor alone is introduced to simulate the 
latter, this ratio being for most applications, 1200 : 1. The CIM is 
the device which converts the secondary current input to an 
appropriate voltage level over a limited frequency bandwidth. The 
cvt, CIM and pre-filters in addition to Imposing gain adjustments, 
also modify the input voltages and currents by frequency filtering, 
with the non-uniform frequency response of the cvt derived from a 
model, as described in Reference 20. From a modelling point of view, 
the CIM and pre-filters have well defined transfer functions derived 
from their circuit elements, from which corresponding time domain 
impulse responses are obtained via inverse Fourier methods.
The effect of any frequency modifying function f(t), upon a time 






Where y!(t) is the modified version of y(t) and T is the dummy 
variable of integration* If the time scale is divided into *n* 
discrete samples of width AT,Eq 5.1 may be evaluated via simple 
numerical integration, which gives;
Hence, the primary voltages and currents at any sample *n', are found 
using a past history of the relevant impulse response f(k), together 
with the profile of the input signal, for the cvt, CIM and 
pre-filters in turn. The cvt ratio for the simulation is taken as 110/ 
5 0 0 x l 0 3for the 500 kV studies, whilst at power frequency, the CIM 
and pre-filter have unity gain.
5.2.2 CIM Transfer Function
A typical CIM, employed in conventional distance protection 
equipment, is as shown in Fig 5.2. This module has proven 
satisfactory in the working environment, and is found to be suitable 




T(s) « R3/Rl)s.[s + (l/R4.C)]/[s + (1/(R2 + R4).C))] --- 5.3
with the following component values;
R1 = 16 K n R2 - 1 Kn
R3 - 5.66 M n  R4 - 16 K n
C = 22 nF
The expression of Eq 5.3 is obtained assuming that the transactor 
acts as a pure differentiator, ie v » si. The above component values 
then yield an upper cut-off frequency of the CIM of 7.2 kHz. The
windings of the transactor however, suffer from interturn capacitance 
effects, which introduce a pole around 3.5 to 4 kHz, consequently 
reducing the bandwidth of the CIM. This effect is too complex for 
modelling purposes to be considered here, but as explained below, 
some pre-filtering is introduced and as such, no overall accuracy is 
lost by ignoring the interturn capacitance.
5.2.3 Analogue Pre-Filter
A second order low pass Butterworth filter is suggested for the 
hardware implementation of the pre-filter, the transfer function of 
which takes the standard form;
T(s) - w n2/(s2 + 2jwn + w n2)  5.4
The choice of cut-off frequency w n is largely dependent upon the 
digital stages of the relay. As stated previously, a 4 kHz bandwidth 
of information is available from the primary simulations, but in 
practical terms, an 8 kHz digital implementation required to 
interpret this information is too demanding with respect to duty 
cycle times for even the latest microprocessors. Such a sampling 
frequency would require that all operations on both signals Sj and 
S 2, be completed within 1/8000 ■ 125 j j s .  Conversely, a much lower 
frequency reduces the rate of rise of the signals through the digital 
stages and obviously extends the decision rendering time scales. A 
compromise between speed and capacity is reached with the optimum 
sampling at 4 kHz, which when reciprocated, produces a rational time 
step aT. (At this point it is worth mentioning that for 60 Hz 
systems, the sampling frequencies of the primary and secondary
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simulations are increased to 9.6 and 4.8 kHz respectively, in order 
that an integer number of samples are produced per power frequency 
cycle.)
For a secondary sampling rate of 4 kHz, the Nyquist frequency is thus 
2 kHz, which then sets the cut-off frequency for the pre-filter. All 
components above 2 kHz, if unfiltered, would be mapped or translated 
down into the d.c. to 2 kHz spectrum by the digital process. This
cut-off frequency is high enough for the pre-filter not to introduce
any significant delay into the measurands. It should be noted that 
most types of protection equipment employ some degree of 
pre-filtering for noise suppression.
To illustrate the effects of the cvt and pre-filter, two fault
conditions were simulated, one for an 'a' phase to earth fault at the 
relay location and the other for an interphase (*b* to 'c') fault not 
involving earth, 15 km away. The primary and secondary cvt responses 
to the former case are illustrated in Figs 5.3a and b, in which the 
cvt relaxation transient, which may persist for several cycles, is 
clearly evident. Fig 5.3c shows the primary system phase voltages 
for the interphase fault, clearly corrupted by very high frequency 
travelling waves. With the 2 kHz pre-filter, Fig 5.3d illustrates 
the severe attenuation of the latter, whilst the effect of the very 
low cut-off frequency of the cvt (@ 600 Hz) produces a marked 
contrast as seen in Fig 5.3e.
Realistic secondary waveforms have therefore been made available for 
testing purposes, and equipments for executing the above functions 
are seen to be similar to those currently employed in the field.
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This should therefore make the new scheme attractive to those 
utilities well versed in standard protection gear.
5.2.4 Channel Gains k v, ki
In addition to the frequency filtering, the PSI incorporates two 
scalar adjustments, kv and k., in the voltage and current channels 
respectively, to maximise the analogue signals to +/- 10 V peak. For 
the voltage channel, allowing for a primary overvoltage of 2 pu, and 
a 500 kV system, the maximum rms secondary line voltage is thus;
V - 2.500.103(110/500.103) 
hence V » 220 volts   5.5
The corresponding peak phase voltage is therefore;
Vp = (1.414/1.732).220 - 179.6 volts   5.6
In order to limit this voltage to 10 V in the analogue section, a 
factor k v is introduced,such that;
k v - 10/Vp - 10/179.6
ie k v =» 0.0557   5.7
In the current channel, a factor kj is introduced to limit the 
voltage equivalents of the phase current inputs to +/- 10 V. The 
choice of kj depends entirely upon the setting philosophy adopted for 
the relay. The range of current levels encountered in integrated 
networks is extremely large and it is necessary to limit or clip the 
input current if the latter is very high. This permits a larger
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gain for low current level faults, but introduces some degree of 
non-linearity into the process. The strategy adopted herein, for a 
directional comparison unit scheme, configured in a blocking mode, is 
that for. internal faults, ultra fast relay recovery is not important, 
since breaker opening is initiated to clear the fault* However, 
maximum sensitivity of the relay should be recovered with minimal 
delay, which cannot be achieved with clipped input signals* Hence a 
current IF is calculated as the maximum through or external fault 
current which may be measured at the relay location. Then allowing 
for some loading current IL , the peak of the total current is scaled 
to 10 V, such that;
k } « 10 / (1.414 fIF + IT,1)  5.8
5.2.5 Modal Mixing
With the adoption of the Karrenbauer modal transformation, the 
Aerial mode voltage components become;
V2 - 1/3 (Va - Vc) ---5.9
and V3 - 1/3 (V a - Vb)
Under balanced three phase fault conditions, the input scaled phase 
voltages would therefore be 10 V in magnitude and for the mode 2 
voltage in particular, Eq 5.9 becomes;
V2 ■ 1/3 VL, where V L is the line voltage Vac .
thus V2 * 10/1.732   5.10
Hence to maintain the voltage (and current) levels at +/- 10 V after 
the modal mix, a factor km is introduced, such that km.V2 * 10 V, 
hence km is simply equal to 1.732.
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5.2.6 Rp Adjustment
The secondary surge impedance factor R0 > is accounted for prior to 
ADC, by introducing a further constant in the voltage channel, to 
provide the balance;
voltage channel gain » current channel gain/R0
this is equivalent to multiplying the current component by R Q and in 
order to maintain a relatively high magnitude of analogue input 
voltage to the ADC, and hence to reduce the relative quantisation 
errors, this new gain is split into an analogue gain (k^ ) and 
digital division (D). Thus;
k v.(kv2 /D) - k| /R0 
then ky2 » (D.kj .ky)/Rp)
Here Ro is the secondary referred value of line surge impedance and 
it is desirable to maintain k v2 in the range 0.5 « kv2 < 1, for 
reasons mentioned above. The factor D is introduced later in the 
digital process and for aid of digital division, this is chosen as a 
multiple of 2.
Prior to analogue to digital conversion, the input phase components 
of voltage and current are therefore scaled by the following 
application dependent constants;
voltage gain » cvt ratio x kv x km x kv2   5.12
current gain - ct ratio x kj x km
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5.2.7 ADC
The necessary resolution for converting a +/- 10 V analogue signal
into digital form is achieved by a 12 bit (11 bit + sign) ADC. This
■)
corresponds to 2 11 or 2048 levels representing the 10 V input. The
conversion gain of the ADC is then simply;
kc - 2048/10 = 204.8   5.13
The range from -10 to +10 V is thus represented by 4096 quantum
levels. Because of duty cycle requirements, it is suggested that in
hardware form, the ADC should be implemented as a parallel 'bin* 
type, since these are known to be capable of ultra fast conversion.
5.3 Digital Stages
The first two stages in the digital process involve the use of FIR 
(Finite Impulse Response) filters which have well defined transient 
responses and steady state frequency rejection characteristics. The 
filtering of the signals is carried out digitally since the following 
advantages are offered as opposed to analogue equivalents;
a) Versatility: The weighting constants governing the response of
the filter are simply altered by software re-programming.
b) Accuracy: Background noise introduced by the quantisation of
analogue signals can be reduced to well defined, acceptable levels by 
suitable conversion gain in the ADC stage. Noise in analogue 
circuits is difficult to quantify since it largely depends upon 
component tolerances.
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c) Freedom from drift: Digital filters exhibit the same
characteristics exactly no matter how many times they are used* 
Analogue filters suffer from component ageing and in many 
circumstances from changes in temperature*
The digital filtering stages are readily implemented in machine code 
and as such they are ideally suited to this application*
5.3.1 Superimposed Component Extraction
In order to reject all steady state components, including the power 
frequency fundamental and all harmonics, a two stage cascaded FIR 
filter, as shown in Fig 5.4 is utilised* The 'Z* domain transfer 
function is given by;
T1(Z) ■ (1 + Z~n)(l - Z~2n ) ---5.14
Where n is the number of discrete samples contained in half a cycle 
of power frequency. Such an arrangement corresponds to the time 
domain summation arrangements as shown in Fig 5.6. Substitution of 
the 1Z 1 delay operator by exp (jwt), yields the following steady 
state magnitude/frequency response;
ITI(jw)1 ° 4. |cos(ng/2)l. |sin(nfl) |-------------------- 5.15
where j a w .a T
The above function has zero gain at dc. and all harmonics of power 
frequency, including the fundamental. Such is the response around 
the latter, that the cascade zero combination lends itself to a less 
steep cut-off, which then offers high rejection when the input
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frequency is subjectto small changes or drift. In this instance, a 
typical drift of +/- 0.5% does not produce significant spill output 
from the extraction stages.
The true superimposed component is available at the output of the 
cascaded extractor for half a period of the power frequency, beyond 
this time, the measurands contain additional information. This is 
explained by the fact that the transient data samples, after the half 
cycle delay, replace those corresponding to the steady state prefault 
quantities in the filter memory locations.
Although the gain of the extraction filter is in general frequency 
dependent, the superimposed components appear instantaneously at the 
output following their arrival and as such, the gain is taken as 
unity.
5.3.2 Bandpass Filter
Because the fundamental frequency superimposed components contain all 
of the relevant information appertaining to a particular fault 
condition, an ideal relaying scheme would involve the use of the 
these components alone. However, the filtering of all additional 
high and low frequency components, accompanying the power frequency 
variation, would introduce significant delay into the measuring 
process. Indeed, this is a central limitation to the operating 
speed of distance protection. The new relay, based on fundamentally 
new principles, is capable of rendering a secure decision from the 
total superimposed quantities, but the persistance of travelling 
waves or subsynchronous components within the primary system is
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reflected In the measurands for some considerable time after fault 
Inception. Hence, these additional components not only directly 
contribute to the high speed decision capability of the relay In the 
Initial post fault period, but also in a derogatory sense to the 
recovery of full sensitivity. This is explained by the fact that the 
signals S i and S 2 are assumed to be zero before the occurrence of a 
fault or indeed any other type of disturbance.
It is therefore essential to emphasise the initial signal behaviour 
at the power frequency and to attenuate the unwanted high frequency 
components after the relay has rendered a decision.
5.3.2.1 Low Pass Filter
High frequency components, including travelling waves, are 
attenuated by a low pass type filter, which is realised in digital 
form with the following function;
H(Z) - 1/N (1 + Z-» + Z-* + Z-3 + ... +  Z-m)  5.16
This simple geometric progression may be re-written as follows;
T2(Z) ■ 1/N (1 - Z-0"+0 )/(! - Z-i)   5.17
Hence the filter performs an averaging type function and on a 
continuous signal basis, a moving average over a window of 'm1 
samples, is taken. The rate of rise of any continuous input signal 
is in this way reduced and the filter therefore exhibits a low pass 
type characteristic.
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Considering the equivalent steady state magnitude/frequency response 
of the function;
T2(jw) » sin(nrt-l)o /sing  5.18
where a - w .a T/2
At dc, and low frequencies, this filter has a very large gain, k and 
the general form of the above frequency function may be seen in
Fig 5.6a. As ,m f is Increased, the first frequency zero, fz , is
shifted towards dc, which therefore in steady state terms, rejects 
correspondingly lower frequency components. However, the number of 
delay terms in Eq 5.17 is also Increased which constitutes a greater 
propagation delay through the filter. In other words, the lower 
frequencies are emphasised and if ,m* is very large, the higher 
frequencies are all but filtered out.
This type of filter then directly Increases the delay between the 
arrival of the superimposed components at the relay location and any
subsequent decision taken by the relay. This is because the rate of
rise of the filtered signal, and hence the corresponding magnitude 
difference function, is rather sluggish when compared with the raw 
signal behaviour. This feature however, is beneficial since any 
travelling wave corruption of the signals, causing a reversal of 
directional indication is nullified, because over a longer time 
period, relative to the transit times associated with long series 
compensated lines, the signals become dominated by the power 
frequency and dc offset components.
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For Che purpose of reducing the post fault residual output of the 
filter, the low pass stage is designed to attenuate any persistant 
travelling wave component in the signals, some time after the overall 
impulse duration of the filter. For any given system, the lowest 
dominant travelling wave frequency fjw, is given by;
f-rw - 1/4.Tr —  5.19
Where Tr is the transit time from the relaying point to the remote 
point of reflection. For example the Aerial mode propagation 
velocity is approximately 300 km/ms, so for a section length of 
500 km, the corresponding transit time is simply 1.66 ms hence;
fxvv = 1/(4 x 1.66 x 10~3) =* 150 Hz ---5.20
After the impulse duration of the extraction stages, it is therefore 
expected that for such a system, the relaying signals would be 
dominated by 150 Hz components, following a fault near to the peak of 
the prefault voltage.
For the frequency transfer function of Eq 5.18, it may be shown that 
the lowest frequency zero is positioned at;
fz - l/(m+l).AT  5.21
Where a T is the sampling time step.
To ensure that the components around f t w  are attenuated, it is 
necessary to position the first zero below fTO by an appropriate 
choice of fm f. Eq 5.21 may then be re-written for 'm* to give;
m - [l/(fTw»AT)1 - 1  5.22
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Thus for a sampling frequency of 4 kHz, aT ■ 0.25 ms, and for 
f t w  ■ 150 Hz, 'm* is therefore;
m - [1/(150.0 x 0.25.10-3)] - 1 
or m ~  26
Furthermore, as with the cascaded extraction stages, a combined two 
stage filter offers a greater definition between the pass and stop 
bands below and above f-j^ * The corresponding frequency response of 
the cascaded version is then given by;
|T2(w)| * [sin(nri-l)0 /sin(0 ) ] 2   5.23
Fig 5.6b shows a gain/frequency response of such a cascaded filter.
The well known repetitive gain/frequency response of digital filters, 
which undergoes lateral reflection about the Nyquist frequency, is 
compensated by the analogue pre-filter at the relay input. As such, 
the filter may then be described in terms of pass and stop bands, 
which may only be strictly applied to analogue filters.
As the transit time Tr of Eq 5.19 increases with line length, f ^  
decreases and a correspondingly greater number of elements *mf, are 
required to completely filter out the travelling waves. This may, 
for very low frequencies, introduce considerable delay into the 
measuring process. In the end, the choice of 'm1 is therefore a 
compromise between the speed of operation and recovery capability. 
That is to say that a small value of fm f would enable the relay to 
render a quick decision, often compatable with UHS requirements, 
a l t h o u g h  the recovery time of relay would be extended. The choice
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of 'm' is application dependent and is discussed in a later chapter. 
It is also shown that some degree of averaging leads to a more secure 
decision process at the limit of sensitivity.
5.3.2.2 Low Frequency Rejection Filter
Associated with faults close to a voltage zerocrossing is the 
familiar exponential offset in the current waveform. This is 
analogous to modulating the sinusoidal variation with a d.c. or very 
low frequency component, which is also very dominant in the secondary 
phase voltages of cvts, due to relaxation transients, as shown in 
Fig 5.3. Dependent upon the rate of exponential decay, chiefly 
governed by the X/R ratios of the source and line, the offset is 
directly reflected in the relaying signals which then remain finite 
for many cycles after fault. The cascaded extraction stage does have 
a zero at dc, but the characteristic is very steep and as such, the 
very low frequencies undergo little attenuation. It is therefore 
necessary, to introduce some additional low frequency filtering to 
improve the recovery time. This is achieved by a digital 
differencer, not to be confused with a differentiator, which is 
nothing more than a full cycle extraction stage, with the number of 
delay elements adjusted accordingly. Hence in the Z plane, the 
filter is described by;
T3(Z) = 1 - Z~p   5.22
with the equivalent frequency transfer function;
T3(jw) - j2.sin (pwaT/2) —  5.23
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By careful selection of fp f, this sinusoidal function, when combined 
with the low pass moving average stages, forms a bandpass 
characteristic. A small value of 'p' gives a very flat response at 
dc, but this also encroaches upon the power frequency region. If *p' 
is too large, then the filter does not influence the superimposed 
components until after a considerable delay and as such, the low 
frequency components are, in the main, unattenuated.
A well known characteristic of series compensated systems is the
phenomena of subsynchronous resonance (ssr). Under many fault
conditions, particularly where the series capacitors stay in circuit
for the fault duration, these ssr components may persist in the
primary system currents for a considerable post-fault period. As
suggested by Ballance and Goldberg [26], the frequency of these
components may be estimated by the system inductance and capacitance
values, prevalent at the fault instant. Thus unlike travelling waves
whose frequency is governed only by transit times, ssr frequencies
are dependent upon a wide range of variables such as fault type,
distance to fault, source capacities and sequence ratios etc. Hence,
a wide subsynchronous frequency range between typically 10 to 42 Hz
for a 50 Hz system may be obtained. Thus the filtering of such
components, using the foregoing If rejection stages is not possible,
since they are often very close to the fundamental. Even an
equivalent analogue high pass stage is not feasible since the
transition from 40 Hz in a stop band to 50 Hz in a pass band would
require a very high order filter, with intolerable delay to the
measurands in the initial period. It is proposed therefore that the
relay should be de-sensitised during a period where the measurands
are dominated by ssr in order that the latter are prevented from
causing any relay mal-operation. It should however, be pointed out
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that the primary simulation programs developed for testing the new 
relay do not incorporate any countermeasures to ssr, although in 
practice, the latter appear in many guises [27]. Hence the studies 
presented herein assume absolute worst case conditions whereas in 
practice, the recovery period may be drastically reduced due to 
primary system damping of the ssr components.
Extensive studies have revealed that adjustment of the product pAT 
to be equal to a quarter of the power frequency period, allows 
undistorted transmission of the superimposed components through the 
filter, whilst offering adequte low frequency rejection following the 
initial post fault period. Moreover, a cascaded version of this 
differencer improves further the If rejection and results in the 
overall gain function;
IT3(w)| - 4.sin2 (pwAT/2)   5.24
Unlike the moving averager, this stage does not affect in anyway, the 
measurands until after the delay period p a T .  Consequently, any delay 
in the decision process of the relay can be attributed to the low 
pass stages of the digital filter.
As explained in Chapter 6 , it is necessary to evaluate the steady 
state gain of the digital filter, particularly at the power 
frequency, for the purpose of estimating minimum signal levels 
required to operate the relay. Hence, considering the overall gain 
of the filter;
kf - |T2(w)|•|T3(w)| 
or k f =» [sin(m+l)o /sln(a ) ] 2 .4.sin2 (pg)  5.25
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For m - 26, p ■ 20 and AT - 0.25 ms, then;
e - 314.2 x 0.25.10 "3/2 = 0.0393
and k f - [sin(1.06)/sin(0.0393)]2 .4.sln2(0.7855) 
ie k f .=» 986
With a maximum signal of 2048 ql, the filtered component magnitude 
would then be;
986 x 2048 - 2019288 ql
Now with 16 bit arithmetic, the maximum number of quantisation levels 
is 32000 (approx 2 is, with 1 sign bit), hence kf must be reduced, by 
a factor of 2 , so that the miximum signal is less than or equal to 
32000. In this case, a division of 64 gives k f » 15.43 and a maximum 
filtered power frequency component of 15.43 x 2048 = 31600.
A block diagram of the complete digital extraction and filter stages
is given in Fig 5.7, and for the given settings as calculated above,
the steady state gain/frequency responses of each stage are 
illustrated in Fig 5.8. The zero gain points of the extraction 
stages at all harmonics of the power frequency (50 Hz) are evident in 
Fig 5.8a, whilst the smooth cut-off or notch characteristic around 
the fundamental is emphasised in the detailed waveform of Fig 5.8b.
/ The low pass averaging stage response for a 500 km line length,
corresponding to m » 26 is shown in Fig 5.8c where the first zero 
gain point is observed to be just below 150 Hz as required for 
travelling wave rejection. Fig 5.8d illustrates the low frequency 
rejection stage response, in which the high attenuation of the dc 
and very low frequency components is evident, the characteristic
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being obtained for pat * 5 ms. The overall response of the digital 
stages is shown firstly in Fig 5.8e, whereby a general low-pass type 
characteristic is observed, upto around 600 Hz. Beyond this 
frequency, particularly with the voltage channel, the net response of 
the hybrid relay as a whole would be somewhat dominated by the cvt 
response. Finally, the detailed waveform of Fig 5.8f clearly 
highlights the steady state rejection of the filter to power 
frequency components and those close to dc.
5.4 Voltage Channel Gains K,D
The R 0 adjustment factor discussed in Section 5.2.6 comprised of two 
gains, the first of which was accounted for in the analogue section 
(kv2). The digital gain, 1/D, is now applied to the filtered 
voltages, together with a 1 source coverage1 factor, K, so called 
since it boosts the relative proportion of superimposed voltage when 
the effective terminating reactance is low. In this situation, a 
remote fault condition does not give rise to a significant voltage 
change at the source terminals, usually in the vicinity of the relay. 
It is recalled that it is the relative polarities and not magnitudes 
of the voltage and current components from which a directional 
criteria is formed and as such, the gain K does not invalidate the 
latter.
5.5 The Decision Process 
5.5.1 Trip Counter
To enhance the security of any directional decision based upon the 
established magnitude criteria, the relaying signals are compared
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over a number of samples, by Introducing a trip counter. The counter 
is designed to count in a positive sense upto a decisive level if 
the signal magnitudes indicate a forward fault and negative for a 
reverse fault. Particularly under small signal conditions, the 
levels of noise either from the system or the relay hardware may be 
appreciable when compared to the magnitude of the superimposed 
voltage and current signals. Hence a pre-requisite of the counting 
process is that the measurands must exceed a preset minimum threshold 
level, since noise may degrade the reliability of the decision. 
Moreover, in accordance with conventional blocking mode schemes, it 
is essential to ensure that the relay which should indicate a reverse 
disturbance should always do so regardless of whether the forward 
looking relay responds or not. This is achieved by applying a 
different minimum threshold for forward and reverse faults when the 
signals are dominated by the voltage component. A forward to reverse 
threshold ratio of 2:1 is often encountered and the reverse threshold 
level then sets the absolute minimum which should be above all 
expected noise levels. The value of the minimum threshold level is 
discussed in the next Chapter.
For the magnitude criteria alone, an up count is permitted if 
IS2 |>|Si|, which may be written;
DM =* |S2| - |Si| -- 5.26
So that DM is +ve for a forward fault and -ve for a reverse fault. 
Successive up counts will ensue if upon the concurrent samples DM 
remains +ve, and if the voltage and current components remain above 
the threshold. After attaining a count of 5, the relay indicates a
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forward fault, with the latter figure being optimised from a 
consideration of speed, sampling frequency and security of decision* 
As explained in Chapter 4, however, faults close to the zerocrossing 
of the voltage waveform result in correct directional indication for 
only a very small initial period* The problem is aggravated by the 
averaging low pass filter which tends to emphasise this fundamental 
frequency signal behaviour. Moreover, unsymmetrical threshold levels 
may result in a small up count of say 1 , followed by a rapid number 
of down counts in the subsequent period, increasing the possibility 
of relay mal-operation. However, the averaging stages produce double 
integral forms of the measurands, from which, additional signals 
proportional to the rate of change of the filtered measurands, may be 
formed. The latter augment the magnitude function DM to enhance the 
security of decision, with a modified criteria for directional 
determination taking the form;
DM +ve and DR +ve indicates a forward fault
 5.27
DM -ve and DR -ve indicates a reverse fault
where DR » IS21 I - I Si1 I ---5.28
The variation of DR is such that it is always initially of the same 
polarity as DM, following which there is no period in which both 
signals are of the opposite polarity simultaneously. Hence, for a 
forward fault, the following relation is never true;
DM < 0 and DR < 0
The counting process is therefore stabilised under low level signal 
conditions, particularly for faults close to the voltage 
zerocrossing, where several up/down counts would occur for a scheme
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based upon DM alone. A slightly derogatory effect of the second 
function is that where a fault would initiate a continual up count 
for a forward fault, the polarity reversal of DR alone would then 
inhibit further counting, since relation 5.27 is no longer true. If 
the initial up count is lower than the decisive level, then a delay 
is introduced, during which the count is held, until DM and DR are 
again both +ve. In order to surmount this slight drawback, a two 
stage counting strategy is introduced;
a) Counter Level < 3
For this situation, the counter may increase only if BOTH functions 
DM and DR are positive. If the signal levels are such that a count 
of 3 is not achieved before the reversal of polarity of DR, then the 
count is held until such time as the agreement is again reached.
b) Counter Level >  3
Having obtained a count of 3, the counting is allowed to continue 
under the control of either difference function. This tends to 
overcome additional delays introduced by the second difference check 
on DR and serves to secure and increase the speed of decision for 
faults close to the voltage zerocrossing.
The above description is explained for forward faults, but similar 
-ve counting considerations are applied for reverse faults.
- 90 -
5.5.2 Dynamic Threshold Function
In the discussion of the counting philosophy, it was stated that the 
superimposed voltage and current components should exceed a minimum 
threshold level, before the counter is enabled, a feature which 
provides some degree of Immunity in the presence of noise. After 
rendering a decision however, the relay should be de-sensitised for 
at least the impulse duration of the filters, since their outputs are 
then no longer representative of the true superimposed components. 
More importantly, and specifically related to series compensated 
lines, is the presence of subsynchronous components which may persist 
in the primary system for many cycles after fault inception, 
particularly when capacitor gap flashover does not occur. As 
mentioned previously, it is virtually Impossible to filter such 
components, since their frequency is dependent upon several factors. 
Thus the post fault relaying signals may be dominated by the 
subsynchronous components for a rather long post-fault period and as 
a direct consequence, may cause relay maloperation if they are above 
the threshold level.
To overcome the abovementioned problems, a dynamic threshold function 
D(n) is introduced, which is based upon a moving average of the 





When steady state conditions prevail, the signals are nominally zero 
valued, hence D(n) is also zero. A constant minimum level Dc is 
therefore Introduced for reasons described earlier, which then gives 
a threshold function of the form;
T(n) ■ Dc + D(n)   5.30
By suitable choice of n t, a delay between the detection of the 
superimposed components and a corresponding increase of D(n) is 
obtained. This directly increases the operating speed of the relay 
since the latter is most sensitive when only the minimum threshold is 
applied. After the initial delay, T(n) becomes solely a function of 
the signal behaviour and once the superimposed quantities die out 
(steady state conditions regained), the signals fall to zero, with 
T(n) falling to the minimum level Dc shortly after. The variable n 2 
sets the window width over which the moving average is taken and 
given that the subsynchronous components dominate the post-fault 
signals, n2 should be chosen to give a smooth average around the 
subsynchronous frequency. However, a consideration of the overall 
steady state frequency response of the total extraction and filtering 
stages, has led to the conclusion that the window width should 
correspond to half the fundamental power frequency, since very low 
frequency components are attenuated the low frequency rejection 
stage, and frequencies close to the fundamental are attenuated by the 
cascaded extraction stages. Thus for a 50 Hz system, a window width 
of 20 ms is selected, since this corresponds to half a period of 
25 Hz waveform.
- 92 -
Such a dynamic function stabilises the relay when the latter is 
subject to subsynchronous components or indeed any spurious inputs, 
since full sensitivity is regained only when the latter have died 
out. This enables the relay to recover from an initial disturbance 
with the minimum of delay, with no possibility of any mal-operatlons.
A diagram to aid the understanding of the decision process and 
counter action is illustrated in Fig 5.9, and although not shown, a 
reset facility is introduced to ensure that the counter is not biased 
in the wrong sense, when superimposed measurands are generated for 
proceeding faults. The dynamic threshold is denoted by T, with 2T 
being the required level for the detection of disturbances in the 
forward direction to the relay.
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Fig 5.1 Block 
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Fig 5.2 Current input module (CIM)
(a) Primary system voltages, 
'a-e' fault
(b) Secondary system voltages, 
with cvt, 'a-e' fault
(c) Primary system voltages, 
'b-c* fault
(d) Secondary system voltages, 
with pre-filter, 'b-c' 
fault
(e) Secondary system voltages, 
with pre-filter and cvt, 
'b-c' fault
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Fig 5.6 Averaging filter frequency response
(a) Single stage
(b) Cascaded stages
Superimposed component Low pass/averaging Low frequency rejection
extraction filter filter








Fig 5.7 Block diagram of digital extraction and filtering stages
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Fig 5.8 Frequency responses of digital stages
(a) and (b) Extraction stages
(c) Averaging filter
(d) Lf rejection filter











1 when |d m | > 2T and DM +ve
1 when |DR| > 2T and DR +ve
1 when 1DM| > T and DM -ve
1 when |DR| > T and DR -ve
Fig 5.9 Decision process/trip counter logic diagram
CHAPTER 6 : APPLICATION SETTING PROCEDURE
For any given system application, the relay constants described in 
Chapter 5, must be adjusted for optimum performance* The methods by 
which each constant is set are best explained with reference to an 
actual system model, following the recommended setting procedure 
outlined later in this Chapter*
6*1 Current Interface Constant k {
Firstly, the gain kj which basically Influences the sensitivity of 
the relay must be set in accordance with the mode of protection 
employed* As mentioned in Chapter 5, the proposed scheme is 
configured in a blocking mode, ie the relay initiates local breaker 
tripping if, after a co-ordination delay, no block signal is received 
from the remote end* The major disadvantage of directional 
comparison schemes is that their reach is not well defined in say 
secondary Impedance terms and as such, many block or restrain actions 
may be taken, for remote disturbances, by the unit scheme as a whole* 
It is then imperative that the relays regain full sensitivity with 
the minimum of delay such that internal faults, occurring shortly 
after the remote disturbance, are quickly detected* Such action is 
not possible when the current channel is permitted to clip and 
therefore the gain k| must be calculated on the basis that the 
maximum external or through fault current does not cause clipping in 
the analogue stages* The largest currents are expected under three 
phase fault conditions located in the position FI, indicated in 
Fig 6*1* The system calculations are executed assuming the system is 
single end fed, since a high capacity source behind the relay at P
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would cause the largest fault current, I F, to flow in such a 
situation. Moreover, since current waveforms are In general dominated 
chiefly by low frequency components as opposed to relatively noisy 
voltage waveforms, symmetrical component calculations yield very good 
approximations to the actual currents that would flow. In this 
instance, the source and line pps parameters (ignoring resistance) 
only are required due to the nature of the fault type. The simple 
pps equivalent circuit drawn for the fault location FI of Fig 6.1 is 
then given in Fig 6.2, from which;
I F - E/(Zl +  Zs) = E/X  6.1
where E ■ phase rms voltage
Z L =* pps line impedance
Z g =» pps source impedance (in this case at end P)
The Laplace analysis of a suddenly applied forcing voltage to an 
inductive circuit generates a current scaling factor of;
1 - cos(wt)   6.2
Thus for wt * 180 degrees, ie half a cycle, the current is twice the
E/X value, ie, it is fully offset. For series compensated lines, if
the capacitors remained in circuit until steady state fault
conditions are reached, Eq 6.1 becomes;
I F - E/(Zl + Zs - Zc ) - E/XX  6.3
where Zc =» power frequency capacitive reactance 
In this case, the current scaling factor is given by;
cos(wt) - cos(at)   6.4
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Where a is derived from the total circuit inductance, L and 
capacitance, C such that a = 1/LC. Such an expression also has a 
maximum of 2 , but the build up of current in this case is unlike the 
plain feeder behaviour. As the degree of series compensation 
increases, the offset is progressively delayed, but the subsequent 
operation of the capacitor protective gaps serves to limit the large 
currents which build up, since the effective line impedance is 
increased after gap flashover. Dual gap schemes with non-linear 
resistors tend to reduce the degree of compensation rather than 
suppress the latter during by-pass conditions, but nevertheless, the 
subsynchronous component is severely damped thereby minimising any 
offset of the line current. It should be noted that for systems 
which permit the total switching out of series compensation, the 
current scaling factor is then the same as for the plain feeder case 
and calculations must then account for a fully offset condition.
The voltage developed across the series capacitors is a time integral 
of the current flowing in them, hence there is a small delay between 
the build up of large currents and the operation of the spark gaps. 
Extensive studies have revealed that for a practical range of series 
compensation of 30 to 70% and an extreme gap setting of 4 pu, the 
maximum external fault current, for a source capacity of 35 GVA, does 
not exceed 1.15 times the calculated value, whether the compensation 
is located centrally or at the line ends. Thus for a fault current 
level based upon Eq 6.3, a scaling factor k is introduced, which 
including a small error margin of 10%, is taken as 1.25.
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The secondary referred value of the product k0 .lF is taken for the 
evaluation of the current interface constant kj, and in accordance 
with standards for conventional protection, a load current I L of 
4 amps secondary is added to that figure. Thus recalling Eq 5*8;
k t » 10/1.414(ko»If + *l )  6.5
6.2 Voltage Gains k ^  and D
The primary system aerial mode surge Impedance is, for an ideally 
transposed system, equal to 300 n • Simulation of a practical system 
has however, revealed a more realistic figure of Ro * 286 si 
(horizontal construction). The secondary referred value of R 0 is 
then given by;
R0(sec) * Ro(pri) x vt ratio x ct ratio   6.6
Once kj is determined as above, k ^  and D may then be found by 
substitution of the secondary referred value of Rq  into Eq 5.11 as
follows;
ky2 /D » lq /kv.R0
6.3 Voltage Channel Gain K and Noise Considerations
The source coverage factor K is included to boost the level of 
superimposed voltage when the relay is in close proximity to a low 
impedance source. In such situations, a remote fault would generate 
little change in the relaying point voltage and is compensated by 
increasing K, which does not invalidate the directional criteria 
established previously. However, accompanying the increase in 
voltage signal level is an associated increase in the noise levels in
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the voltage channel. The make up of power system noise which Is also 
associated with the current channel, may be thought of in four 
categories;
a) Low level noise generated by remote disturbances, ie switching, 
tap changing etc*
b) Background noise from the analogue hardware section of the relay.
c) Spurious components at the outputs of the extraction stages as 
the system frequency drifts.
d) Quantisation noise introduced by analogue to digital conversion.
Noise from source (c) is effectively removed by employing the dual 
extraction stages (full and half cycle extractors) and by suitable 
choice of a large quantum level range (+/- 2048), quantisation errors 
are virtually eliminated.
It is recalled from the previous Chapter that the decision process 
is only actuated once both the voltage and current signals exceed the 
minimum threshold levels. Such levels are therefore based upon 
system and hardware noise mentioned above. Peck [25], from his 
unique field trial monitoring tests on part of the UK supergrid 
system, has confirmed that the bulk of the day to day noise conforms 
to a Gaussian type characteristic, but specific levels are in fact 
difficult to quantify. It is expected that for large interconnected 
systems such as in the UK, the overall levels of noise would be 
substantially greater than the more independent or 'weak* series 
compensated networks. Moreover, the noise levels at either end of a
- 98 -
protected zone whch has a great number of feed round paths as 
expected to be more or less equal, whereas with very long line 
applications, there may be negligible local noise relative to that 
generated at the remote load centres. As such, the levels of 
background noise for the latter are difficult to predict and further 
in situ monitoring tests on an actual series compensated system are 
required at a later date.
Some degree of engineering judgement must therefore be applied to 
estimate a realistic minimum threshold level for the CAD studies 
considered here. Considering the current channel, as the length of 
protected line section increases the gain is also Increased, 
thereby increasing the relative current signal noise levels. Thus it 
is forseen that the threshold level will take the form of Eq 6.9;
T * C "I" D.Ip or C 41 Di/kj —  6.9
(since I F <e. 1/Kj )
Where C is a constant derived from relay hardware noise estimates and 
Ip is the maximum external fault current which if exceeded would 
result in current channel clipping. Barker [21], in his work on 
directional protection of plain feeders, has developed relationships 
between line length, I F and T MIN for the maximum encountered source 
capacity (minimum source impedance), such that T MIN varies from 19 to 
23 quantum levels for line lengths of 0 to 250 km respectively. 
Subsequently, a relationship is developed between the source coverage 
gain K and the line length, in order to equalise the noise levels in 
both channels.
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Such estimates are based entirely upon theoretical figures which have 
been shown to be quite pessimistic from results using prototype 
equipment in the working environment. Peck [25] suggests that a 
minimum level of 14 is sufficient for the system considered, if 
occasional counting of +/- 1 is permitted, the latter figure being 
well below the decisive level of 5. Moreover, a detailed analysis of 
the characteristics of the superimposed voltage and current 
components, has highlighted the necessity for applying different 
thresholds to each channel in order to improve the overall 
sensitivity and hence coverage of the scheme. It must be emphasised 
that the above results are obtained on a specific system and with 
relaying parameters set from CAD studies. However, they give some 
indications that the aforementioned range of T min between 19 and 
23 ql is quite acceptable for use in the design stage. For the 
series compensated systems under consideration a minimum threshold 
of 20 ql is therefore considered to be realistic enough in order that 
the capability of the scheme be assessed. There is also enough 
evidence to suggest that this setting is perhaps slightly pesimistic 
and as such may in fact be lowered when more information is obtained 
from series compensated system field trials.
In setting the relay constants, kj and K must therefore be selected 
as those minimum values, which limit the degree of noise into the 
decision process, whilst ensuring adequate fault coverage. It Is 
then possible to derive a relation between the nominal rms modal 
input signal and the process gains, which would result in a processed 
digital signal level equal to the minimum threshold, as follows;
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Ismnomx [1.414.kj .km.kc.kf ] » Ith
 6.10
and Vsmnomx [1.414.kv -k^ .km.kf .K/D] - Vth
Eq 6.10 enables estimates of the nominal Input quantities to be made, 
but such values do not ensure relay operation. This is due to the 
fault point on wave effect, whereby the Initial signal energy 
content, with respect to the threshold levels selected, may be 
insufficient to guarantee fault detection. For this reason, an 
investigation into the point on wave sensitivity for the most extreme 
system parameters likely to be encountered in practice, was carried 
out, using a realistic system simulation. For a range in source 
capacity of 0.5 upto 20 GVA, 70% series compensation and 500 km line 
length, it has been found that the minimum input levels required to 
ensure relay operation for each point on wave fault, are related to 
the nominal values by;
Ismmin = 23.4 x Ismnom
and Vsmmin » 6.11 x Vsmnom  6.11
These factors may then be substituted into Eq
Ismmin = 23.4 x Ith
[1.414.kj .km.kc .kf ]
and Vsmmin =* 6.11 x Vth  6.13
[1.414.kv.ky2 .km.kf .K/D]
6 . 1 0 to give;
 6.12
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Once ki is set and the filter transfer functions optimised for the 
given system, Eq 6.12 then yields a minimum level of input current, 
in terms of Ith, required to operate the relay. For the same system, 
the minimum input voltage is related to Vth and K, so that a 
knowledge of the minimum superimposed voltage presented to the relay 
will enable a value of K to be found to ensure operation when the 
decision process acts upon the voltage signal alone. As mentioned 
above, an upper limit is placed upon the gains kj and K, relative to 
the thresholds employed, but without accurate system data, the 
setting procedure below yields only the minimum values required. 
Values of K higher than those determined would be desirable since 
the rate of rise of the voltage signals would be Increased which in 
some circumstances, would result in faster relay operation.
Estimates of Ismmin and Vsmmin for a given system are difficult to 
make due to the distributive nature of transmission lines and the 
variation in the point on wave instant at which a fault occurs. 
Certain approximations are therefore necessary and the method of 
symmetrical components may be applied to establish the order of 
magnitude of the superimposed quantities. The latter values differ 
from those obtained from a realistic simulation for the above reasons 
and particularly with the current component, because the series 
capacitors tend to reduce the rate of rise of current in what is 
effectively a second order network. Thus the assumption of values of 
the pps, nps and zps impedances of the capacitor banks are somewhat 
unrealistic to the steady state values. More importantly, the 
transient response of the averaging filter is assumed to be equal to 
that during steady state conditions, ie the power frequency gain
- 102 -
factor is taken. As with all digital filters however, such an 
approximation is somewhat unrealistic since a minimum delay period 
equal to the impulse duration of the filter is necessary before 
steady state characteristics can be assumed. However, provided the 
current and voltage scaling factors of 6.11 and 23.4 are applied, 
symmetrical component diagrams give good Indication as to the limits 
of the relay’s coverage.
For the single end fed system of Fig 6.1, a single phase to ground 
fault on the line side of the remote end capacitor (fault position 
F2) will generate the smallest magnitude of superimposed components 
at the relay location near P. The interconnected phase sequence 
diagram of Fig 6.3 is applicable for this type of fault, and with the 
following assumptions;
For the capacitor bank, Z co =* ZC1 = Z C2, so that the total capacitive 
reactance is;
Thus the total impedance of the line and capacitor bank ZT , is given
the total line Impedance Z L is given by
a  z  l o  + Z L1 + ZL2 * 5.Z L1
Z CO/2 +  Z C l /2  "  3 . Z d / 2
by;
5«z li 3.ZC1  6.14
Similarly for the end P source
Zs ■ 3.Zsi  6.15
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As the interconnection yields a current component equal to IFa/3, the 
above impedances are divided by 3 to determine the equivalent phase 
quantities. Thus;
Z j » 5.ZLi/3 + Zci/2 and Zs * Z si
If such values are then referred to the secondary system, a general 
superimposed phase component diagram may be constructed as shown in 
Fig 6.4. The reference quantity of the voltage axis is the 1 pu 
nominal seconary voltage and clearly shown are the minimum levels of 
superimposed voltage and current that would be measured at end P. 
Assuming then a Karrenbauer modal transform, the estimates in modal 
terms are then simply the phase quantities divided by 3. To 
illustrate the procedure for a given system, the following parameters 
are considered;
Line length ** 500 km Line voltage ■ 500 kV
Line Zpps = 0.31 n/km 70% series compensation
cvt ratio “ 110/500000 ct ratio =* 1200 : 1
Max source capacity 20 GVA, minimum 0.5 GVA
For these parameters;
Z l i  - 500 x  0.31 - 155 ft
Zci - -(155 x 0.7) » -108.5 «
hence Z T - (5.155/3) - (108.5/2) - 204.8a
With the 20 GVA source;
z s i m in  " (500000)2/20x 10 9 - 12.5 ft
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and the 0.5 GVA source;
^ SI max ■ (500000)2/0.5.10 9 - 500
Each of the above Impedances are referred to the secondary by 
multiplying by the cvt and ct ratios to give;
Zx » 53.87 si
Zsimin “ 3.30 si
and Zsimax * 132.00 si
Now the nominal secondary rms phase voltage is simply 
110/1.732 ■ 63.5 volts, hence the diagram of Fig 6.5 may then be 
constructed. From this diagram, the minimum expected phase quantities
are found, but simply graphical relations yield more accurate values
as follows;
Isamin ■ 63.5/[Zs + ZT]
 6.17
and Vsamin * Isamin x Zs
Thus for the 20 GVA source, Eqs 6.17 give;
Isamin - 63.5/[3.3 + 53.87] - 1.11 A 
and Vsamin * 1.11 x 3.3 ■ 3.66 V
which yield corresponding modal component magnitudes of;
Ismmin » 1.11/3 * 0.37 A
and Vsmmin *» 3.66/3 ■ 1.22 V  6.18
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For the 0.5 GVA source, similar relations yield;
Ismmin =■ 0.113 A ---6.19
and Vsmmin ■ 15 V
The quantities of Eq 6.18 and 6.19 are then substituted into Eqs 6.12 
and 6.13, together with the optimised gain constants to determine if 
all faults on the system would be successfully detected. At this 
stage, it is beneficial to go through an entire setting sequence, as 
detailed below, utilising the same typical system parameters given 
above.
6.4 Example Setting Procedure
In addition to the aforementioned parameters, the primary surge 
Impedance value is required for determining the appropriate relay 
settings;
Ro “ 282.6 ft (primary) = 74.6 ft (secondary)
As described in Chapter 5, a line voltage of 500 kV produces a fixed 
ky gain of 0.0557 and with the 20 GVA source, the equivalent pps 
Impedance was calculated above as 12.5 n. Now with the total pps 
line impedance of 155 n and 70% compensating reactance of 108n , 
then the maximum through fault current I F is determined from Eq 6.2 
as being;
IF - (500/1.732)/(155 +  12.5 -  108.5) 
or I F » 4.892 kA (4.08 amps secondary)
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Thus with an offset correction factor k 0 of 1.25;
ki - 10/(1.414[1.25 x 4.08 + 4 ] )  
ie kt 3 0.777 
Then ky2 /D - ki /(kv x Eo)
ie kv2 /D - 0.777/(0.0557 x 74.6) - 0.187
Thus, for 0.5 « kv2 * 1» the value of D - 2 n is 4, hence;
ky2 * 0.187 x 4 
or kv2 ■ 0.748
The gains km and kc are fixed at 1.732 and 204.8 and are Independent 
of the system application. Moreover, if the digital filter is 
adjusted for rejection of the travelling wave components as described 
in Chapter 5, then for the 500 km line length considered, the gain k f 
is identical to that evaluated previously, this being (after 
division of 64) equal to 15.43. Thus from Eq 6.12 the required 
minimum current level is given by;
Ismmin * 23.4 x Ith/[1.414 x k; x k m x kc x k f]
- 23.4 x Ith/[1.414 x 0.777 x 1.732 xl 204.8 x 15.43]
3 3.89.10~3x  Ith 
and Vsmmin 3 6.11 x Vth/[1.414.kv .kv2.km.kc.kf.K/D]
3 6.11 x Vth
[1.414 x 0.0557 x 0.589 x 1.732 x 204.8 x 15.43 x K/4] 
or Vsmmin 3 0.076 x Vth/K
Now with a forward to reverse threshold setting of 2:1 for the 
current channel, Ith is therefore taken to be 40 ql, whilst Vth is 20 
ql. WLth these values;
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Ismmin » 0*156 A and Vsmmin * 1.52/K
Recalling the minimum values of Ismmin and Vsmmin for the system;
Ismmin ■ 0.37 A and Vsmmin » 1.22 V.
Thus the superimposed modal current generated by the remote fault is 
sufficient to ensure relay operation, but the voltage signal is too 
low. By setting K equal to 3, the actual quantities presented to the 
decision process are then approximately twice those required for 
operation, in each channel. Such levels provide a substantial 
allowance for any noise content within the signals, which in any
event is not expected to exceed 50% of the minimum threshold.
If now the relay settings based upon the 20 GVA fault level are 
maintained and the fault level subsequently reduces to 0.5 GVA, the 
voltage component is significantly larger than the previous case, but 
the minimum current, from Gq 6.20 is only 0.113 A. It must therefore 
be concluded that for the typical maximum line length encountered in 
practice of 500 km, a 70% series compensated, single end fed system 
cannot be protected by this relay, if the equivalent fault level 
behind the relay is permitted to change over such an extreme range. 
Conversely, if the relay constants are set for maximum fault level of 
500 MVA (0.5 GVA), then current clipping for internal faults would 
then be a distinct possibility, which is totally unacceptable with 
regard to unit protection scheme as a whole. Thus the findings of 
this investigation reveal that wide ranges in a fault levels cannot 
be tolerated, but further studies have shown that by reducing the 
range from 900 MVA to 20 GVA, or from 400 MVA to 1.8 GVA, such a
- 108 -
system can be reliably covered. Moreover, the minimum fault level 
necessary for relay operation when the decision process is controlled 
by the superimposed current is for a 500 km line equal to 300 MVA. 
Below this figure, insufficient current is generated by the fault to 
ensure fault detection for all pointson wave. The latter figures are 
in fact more realistic when series compensated systems with long 
continuous (no outfeeds) line sections are involved.
It must be stressed that the foregoing discussion offers some initial 
estimates of the relay capability for single end fed systems, 
although further investigation is necessary for determining the range 
of fault level coverage between two sources at either end of the line 
being protected. Moreover, field testing at a later stage may also 
reveal more accurate noise information which is expected to prove 
that lower threshold levels than those adopted would still maintain 
relay security and hence improve the coverage of the latter.
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Fig 6.1 Single end fed system showing fault positions 
Fl and F2 used in relay setting procedure
P Zc /2 ZL Z 12 Q
Fig 6.2 PPS equivalent circuit for 3 phase to earth 








Fig 6.3 Phase sequence equivalent circuit for 'a' phase 






Fig 6.4 General phase superimposed component diagram









(0.5 GVA) (20 GVA)
Fig 6.5 Phase superimposed component diagram with 
source capacities of 0.5 and 20 GVA
CHAPTER 7: RELAY PERFORMANCE EVALUATION
The majority of results presented in this Chapter are obtained from a 
simulation model of a single circuit series compensated system with 
compensation either at the midpoint or at the line ends. Also 
included are some interesting results for double circuit systems.
The basic systems studied are shown in Figs 7.1 and 7.2 for single 
and double circuit applications respectively. The fundamental relay 
operating principles are illustrated by figures relating to the 
outputs at the individual relay stages described in Chapter 5, during 
typical fault conditions. The line construction details of the 
systems are given in Appendix A7.1, together with the line and earth 
parameters. In this respect, the commonly encountered horizontal 
tower arrangements associated with long line applications are used 
throughout.
7.1 Typical Fault Studies to Explain Operating Principles
7.1.1 Compensation at Line Ends
The first group of tests relate to the single circuit system of 
Fig 7.1, in which the terminating sources comprise of a general 
source model based upon abitrarily defined short circuit levels [17]. 
The extreme source capacities of 20 GVA and 500 MVA indicated are 
unlikely to be encountered in practice, especially with a continuous 
line section of 500 km between the two ends. However, such a system 
forms a useful basis of comparison between the performance of the 
proposed scheme, with that of conventional relays. A unity source 
impedance ratio ie Z so/Zsl » 1, which is a practical figure, is 
assumed to ensure that the setting procedure developed in the
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previous Chapter is directly relevant to these studies. Moreover, a 
typical X/R ratio of the sources of 30 is assumed. The following 
table then gives the appropriate relay constants to be set for the 
above source capacities for either 50 or 70% series compensation, 
assuming that in the former case, all compensation is provided at the 
mid-point and at the line ends for the latter. The line section 






ki ky2 D K
50%
Comp
20 2.66 0.965 0.929 4 3
0.5 0.43 1.561 0.750 2 1
70%
Comp
20 4.08 0.777 0.748 4 3
0.5 0.44 1.554 0.747 2 1
Table 7.1: Relay settings as a function of source capacity and
degree of series compensation.
Fault study 1: 3 phase to earth solid fault, location Fl (Fig 7.1a),
fault inception at zerocrossing of 'a* phase prefault 
voltage and 70% series compensation.
This fault condition effectively Isolates the two ends, and certain 
points relating to the performance of the relay at each end may then 
be discussed separately, as follows.
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The primary system waveforms and those corresponding to the 
different relay stage outputs are given in Figs 7.3 to 7.6. First of 
all, considering the primary system voltages at end P, Fig 7.3a shows 
that thay collapse to zero after the very rapid by-passing of the 
end P capacitors. The line currents, as expected, are significantly 
offset and their magnitudes, by virtue of it being a close up fault, 
are quite large, as shown by Fig 7.3b. The capacitor voltages at 
each end are illustrated in Fig 7.4 which clearly shows that whilst 
the end P capacitor voltages very quickly exceed the threshold level, 
there is insufficient fault current flowing from end Q to cause 
capacitor by-passing at that end. The response of the relay Rp is 
described by Fig 7.5, with Figs 7.5a and b showing the secondary 
voltages and currents at the relaying point, corresponding to the 
primary system variations described above. The superimposed modal 
voltages are illustrated in Fig 7.5c whilst because of the close up 
fault condition, the rather large relay input current levels are seen 
to produce distorted outputs from the superimposed component 
extraction stages (Fig 7.5d). This is due to the fact that the input 
current levels are significantly larger than those levels upon which 
the relay settings are based. Consequently, the corresponding 
voltage produced by the CIM is limited or ’clipped*, such that the 
output of the latter is +/- 10 V maximum. The filtered superimposed 
voltages fall to zero at approx 55 ms after fault inception (Fig 
7.5e), whilst in the current channel, the levels remain quite 
significant. This situation is tolerable, since this internal fault 
condition would result in circuit Isolation, thus giving the relay a 
more than adequate period in which to reset. The signals Sj and S2,
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together with their associated dynamic thresholds (T2, T 3) become 
dominated by the residual current component in the subsequent 
post-fault period as shown in Figs 7.5 g and h. This is to be 
expected, because the absence of any voltage signal gives Sj ■ - I 
and S 2 ■ + I, resulting in relaying signals which are equal in 
magnitude, but of the opposite polarity. However, such a situation 
results in no magnitude and rate of rise differences as indicated by 
Figs 7.5i and j. There is therefore, an indication that relay 
recovery could be achieved quickly, but this is not in fact possible 
as any superimposed quantities generated by a subsequent disturbance 
would not be reflected in the output of the extraction stages, 
because of the aforementioned current channel clipping. The detailed 
waveforms of Figs 7.5k and 1 clearly show that the initial variations 
of DM and DR cause rapid up-counting of the bi-directional trip 
counter (Fig 7.5m), since the polarity of the two functions is the 
same. This permits ultra-high-speed detection of the fault.
The response of the end Q relay, R Q is somewhat different to that at 
end P, with the voltage channel being rather noisy by comparison. As 
expected, significant travelling wave distortion is evident in the 
secondary phase and superimposed modal voltages of Figs 7.6a and c 
respectively. The frequency of these waves is approximately 150 Hz, 
as expected for the line section length, for which, the averaging 
stages clearly provide adequate attenuation as shown in Fig 7.6e.
The secondary phase currents are shown in Fig 7.6b and because there 
is no by-passing of the end Q capacitors, subsynchronous currents 
dominate both the superimposed components of Figs 7.6d and f and the 
relaying signals S t and S2 (Figs 7.6g and h). Because of the
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filtering philosophy adopted, the digital filter does not attenuate 
such components, but as shown in Figs 7.6g and h, the thresholds T 2 
and T 3 are maintained well above Si and S2 for the whole period after 
T 2 and T.3 begin to rise following fault inception, thus preventing 
any relay ma1-operation. In the presence of subsynchronous currents 
and hence relaying point subsynchronous voltages, the above feature 
is essential, since, as observed in Figs 7.6i and j, significant DM 
and DR is produced, long after fault inception. Hence the latter 
could result in trip counter operation if the relay is not 
de-sensitised. This is not so important for the internal fault 
condition being considered, since as mentioned previously, the 
internal breakers would be tripped. However, these results highlight 
the stability of the relay under system resonant conditions as 
achieved by the dynamic threshold function, this feature being of 
prime importance for external faults. Considering the detailed 
responses of Figs 7.6k and 1, the forward indication from DM and DR 
for each mode, enables the trip counter to reach the decisive level 
in less than 5 ms, as shown in Fig 7.6m. Such a speed of operation 
is exceptional, since under this condition, the fault is 500 km from 
end Q and there is a propagation delay of 1.66 ms before the 
superimposed Aerial mode components arrive at the relaying point from 
their point of origin, F.
Fault study 2: 'b* phase to earth external fault on busbar Q (point
F2, Fig 7.1a), 70% series compensation, fault 
inception at the peak of the prefault 'b* phase 
to earth voltage.
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The primary system waveforms obtained for this fault condition are 
shown in Fig 7.7, in which the fb* phase capacitor flashover times at 
each end are observed to be almost identical (Fig 7.7a and b)• This 
is so because the line currents are common to both ends for an 
external fault situation. The faulted phase line currents of Figs 
7.7c and d reduce in magnitude very quickly after the capacitors are 
by-passed, this being a direct result of the step increase in the 
transfer impedance, of the *b* phase, between the fault and end P. 
Because of the relatively * stiff* busbar at P (high source capacity) 
and the fact that the fault is 500 km from end P, no significant drop 
in the faulted phase line voltage is evident in Fig 7.7e, whilst at 
the faulted end, the line voltage collapses to zero (Fig 7.7f). The 
corresponding relaying point waveforms are given in Figs 7.8 and 7.9 
for which it is recalled that the Karrenbauer Transform is employed 
to form the modal relaying voltages;
V 2 - Va - Vc and V3 - Va - Vb
For a 'b* to earth fault, equal mutual voltages are ideally developed 
in the healthy phases, which in this case, would result in no mode 2 
signal. Considering first of all relay Rp , the secondary voltages 
and currents are shown in Figs 7.8a and b, whilst it is evident from 
Figs 7.8c and d, that only minor noise quantities are present at the 
voltage and current mode 2 extraction stage outputs, with such 
quantities being hardly discernable after the filtering stages (Figs 
7.8e and f). The maximum amplitude of the mode 2 relaying signals, 
as shown in Fig 7.8g, is well below the minimum threshold of 40 ql, 
whilst the corresponding mode 3 signals are very large (Fig 7.8h).
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The peak DM is only 8 ql for mode 2 as shown in Fig 7.8i which 
contrasts the very large corresponding DM and DR variations of 
mode 3, given in Fig 7.8j. In the first 6 ms post-fault, the 
detailed waveforms of Figs 7.8k, 1 and m, clearly Indicate that no 
possible decision whether correct or otherwise can be made from the 
mode 2 measurands. However, high speed fault detection is achieved 
with the mode 3 signal variations as the relay decision is based upon 
the first trip counter to reach the decisive level. Now considering 
the relay R q  , the secondary voltages and currents are given in Figs 
7.9a and b, whilst the mode 2 superimposed voltage of Fig 7.9c is 
seen to be slightly higher in magnitude than that of the relay RP , 
due to Imperfect transposition of the line section between end Q and 
the fault. High frequency components are evident in the mode 2 
voltage of Fig 7.9c, but the latter are filtered out quite adequately 
as shown in Fig 7.9e. Figs 7.9d and f show once again, that the 
corresponding mode 3 superimposed quantities are very much larger, as 
expected. As revealed by Fig 7.9i, the peak DM and DR, for mode 2, 
in the Initial fault period, is well below the required level to 
initiate the decision process, whereas the mode 3 DM and DR are quite 
significant as shown in Fig 7.9j. The detailed DM and DR variations 
are given in Figs 7.9k and 1, whilst ultra high speed detection of 
the external fault is achieved, since as shown in Fig 7.9m, the mode 
3 trip counter rapidly decrements to a count of -5. The combined 
decisions of the relays at each end would then be to inhibit breaker 
opening on the protected line section, as the directional decisions 
of the two relays do not agree.
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The foregoing studies are associated with faults involving all three 
phases or just one phase and earth, for a series compensated system, 
the compensation being provided near the line ends* Although not 
shown here, the relay performance as found to be completely 
satisfactory for the other two fault types ie the interphase fault 
not involving earth and the double phase to earth fault* However, 
for completeness, the latter fault types form the basis of the fault 
studies below, for a series compensated system with capacitors 
located at the midpoint*
7*1.2 Compensation at the Midpoint
Fault study 3; ,b* to ' c' Interphase fault, 50% midpoint series
compensation, at zero degrees on prefault 'b-c* line 
voltage. Fault location at 20 km, point F3, from 
end P (Fig 7.1b).
For this fault condition,the waveforms associated with the relay Rp 
are given in Fig 7.10, and Figs 7.10a and b clearly show that 
negligible coupling effects are impressed upon the unfaulted ,a* 
phase. This is expected, since an ideal interphase fault generates 
no zero sequence currents and for such a small line section between 
the point of fault and relay R p, negligible error due to 
unsymmetrical tower conductor separation is introduced.
The filtered superimposed modal voltages decay rapidly to zero after 
fault Inception (55 ms approx), as shown in Fig 7.10c and there is no 
by-passing of the centrally located series capacitors since the fault 
current from the weak source at end Q is very low. This gives rise
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to subsynchronous currents which in turn result in some low level 
output in the end P current channel for some time after fault 
inception, thus preventing rapid relay recovery, as shown in Fig 
7.10d. The fault is however, internal to the protected zone and 
correct directional determination which is of primary importance, is 
achieved with uhs by both modes, as shown by Figs 7.10e, f and g. At 
end Q, Fig 7.11 clearly shows the travelling wave corruption in the 
voltage channel and the relatively high prefault steady state 
currents. The detection process is however unaffected, as Indicated 
by Figs 7.11 e, f and g, despite the post fault input currents being
of a similar magnitude to the steady state prefault levels in
addition to containing substantial subsynchronous current levels.
Such behaviour serves to emphasise the excellence of this protection 
relay, based upon superimposed components measurement, as a relay 
measuring from the total signal variations, such as an overcurrent 
device, could not in a similar situation, discriminate between the 
normal load condition and the fault condition.
Fault study 4 : Double phase to earth fault, involving the fb* and
*c' phases, fault inception at the peak of the 
prefault 'b-c* line voltage, close to the centrally 
located capacitor bank (point F4, Fig 7.1b).
Similar discussion to that for the previous fault study is relevant, 
but considerable coupling is Introduced onto the 'a* phase, since the 
fault involves earth. Figs 7.12 and 7.13 illustrate the relay
responses of Rp and R q  respectively, with the current channel of
relay R q  undergoing considerable distortion. Again correct high
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speed directional indication is achieved at both ends, as shown in 
Figs 7.12 and 7.13e, f and g.
In comparison to the first two fault studies, in which the line was 
loaded to a typical level of 1000 MVA, fault studies 3 and 4 included 
no prefault loading and as such, it is concluded that the presence of 
any load current does not detract from the high speed capability of 
the relay. However, loading may influence the magnitude and phase 
angle of the prefault point voltage, relative to the busbar voltages 
behind the relay locations, but no significant difference in the 
superimposed forcing voltage and hence the rate of rise of the 
relaying point superimposed components would result.
7.2 Overall Relay Performance
For the system of Fig 7.1a, with source capacities of 20 GVA and 
500 MVA at P and Q respectively and 70% series compensation, general 
operating characteristics were determined.
7.2.1 The Influence of Fault Type and Fault Inception Angle Upon 
Relay Operating Times
Figs 7.14 and 7.15 illustrate the fault type dependency of the 
operating times of the directional relays Rp and RQ . For zero degree 
fault inception angle (fia), Fig 7.14 shows that minimum operating 
times are achieved under three phase to earth fault conditions and 
corresponding maximum times for single phase to earth faults. This 
is expected, since in the former case, the modal signals have 
significantly greater energy content, for any distance to fault. 
Moreover, Fig 7.15 illustrates the fault angle dependency upon the 
operating times for both three phase and single phase to earth faults.
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The greater rate of rise of the superimposed signals through the 
decision process, as generated by fault occurringnear the peak of the 
prefault voltages, results in a rapid increase in the trip counter 
output* , Conversely, a fault occurring near a zerocrossing may be, in 
the initial period, analysed by the application of a 'ramp' type 
superimposed generator at the fault point, which results in a more 
gradual rate of rise in the measurands. Comparing the 0 and 90 
degree fla responses, a relatively larger difference in operating 
times is observed for single phase to earth faults, due to the nature 
of the modal relaying signals* For an 'a' to earth fault, Si and S2 
are dominated by the superimposed 'a' phase quantities, le for the 
voltage components alone;
Sj ^  Va and S 2 —  Va
Hence the fault point on wave of the faulted phase directly affects 
the relaying signal behaviour* However, for the three phase to earth 
fault case, whilst one phase voltage may be close to a zerocrossing, 
the other two phases would then be approaching their peaks* In this 
way, a more constant operating time/fia characteristic is obtained 
for three phase to earth faults or indeed double phase to earth 
faults, when compared to that for single phase to earth faults.
The fault point on wave effect upon relay operating times is further 
illustrated In the polar charts of Figs 7*16 and 7.19. Comparisons 
are made between the relay responses for both single phase to earth 
and three phase to earth faults, over the range 0 to 360 degrees*
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The circular characteristics of Fig 7.16 emphasise the relatively 
constant operating time/fia performance for both relays. In general, 
it is noted that the relay R p is faster for close up faults, le a 
fault at, P (xF - 0 km) is detected by relay R p quicker than a 
corresponding fault at Q (x F * 500 km), detected by relay R Q. This 
is explained by the fact that the decision process bases it's 
decision upon the smallest superimposed component (voltage or 
current). At P, the smaller component is the superimposed voltage 
and with a source coverage gain k ■ 3 at that end, the voltage level 
relative to the associated current, within the relay R p, is 
increased. The response of the relay RQ however, is governed by the 
superimposed current because of the relatively weak source connected 
to busbar Q and as such, no equivalent source coverage gain is 
introduced.
The corresponding single phase to earth fault results are vastly 
different with a marked decrease in operating speed for second and 
fourth quadrant faults (Fig 7.17). This is due to the signal 
polarity reversal influence as described in Chapter 5, whereby, at 
low signal levels, there may be a small period in which the trip 
counter is held constant, below the decisive level. More Importantly 
however, the slowest operating time is approximately 10 ms, which is 
still very fast. For the relay Rp , Fig 7.17a shows that the 
difference in operating times between xF * 0 and xF * 500 km is 
significantly greater than that for for corresponding faults.
This is again due to the fact the superimposed voltage presented to 
R p , is relatively small when compared with the associated
superimposed current. Now with a very low terminating Impedance
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(20 GVA scl), an increase in the line impedance between relay R p and 
the fault, greatly diminishes the magnitude of the end P superimposed 
voltage component. However, at Q, the very high source impedance 
ensures that relay operation is governed by the current components, 
with the line impedance having a less dominating effect upon the 
latter. Thus a more constant characteristic is obtained at Q for 
x F * 0 and x F ■ 500 km, as shown in Figs 7.17. Figs 7.18 and 7.19 
further highlight the relay performance at each end for both fault 
types considered, again emphasising that the slowest operating times 
are obtained for single phase to earth faults, but even so, 
guaranteed operation in 10 ms or less is more than adequate to 
categorise the relay response as high speed.
7.2.2 Relay Performance Studies for a Practical System
Considering the multi-section feeder system of Fig 7.20, the 
combination of infeeding and local generation behind busbars P and Q, 
yields effective short circuit levels of 3.75 and 4.0 GVA 
respectively at the two busbars. With a main line section length of 
300 km, 70% series compensation, it is expected that such source 
capacities would enable significant levels of both superimposed 
voltage and current to be generated at both relaying points, as the 
Impedances behind the latter are comparable with that of the line. 
This in turn leads to a faster speed of operation over the range of 
distance to fault of 0 to 100% from end P, as illustrated in 
Fig 7.21. In comparison with Fig 7.15, the same general comments 
are valid, ie three phase to earth faults yield more constant 
operating times, between 0 and 90 degrees fia (referenced to the ’a*
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phase prefault voltage). Faster overall operation is achieved for 
this system since wave transit times are smaller and less wave 
attenuation is introduced over the 300 km line as opposed to the 
previous. 500 km feeder. In detail, Fig 7.22 gives the operating 
tlme/fia performance of R p , which for close up faults has a slowest 
operating time of 5.5 ms. Moreover, an increase in distance to fault 
does not significantly delay relay operation despite the additional 
wave transit delay (Fig 7.22b). This serves to illustrate that very 
remote faults, giving rise to greatly reduced levels of superimposed 
components and indeed relaying signals, do not cause any significant 
delay in the performance of the relay proposed. Thus a high degree 
of sensitivity is achieved with the proposed relay, which is 
extremely beneficial for the rapid detection of highly resistive 
faults. Fig 7.23 displays the operating time against fault position 
characteristic, for both relays, for fault path resistances up to 
500 ohms. The high speed performance underlines the advantage of 
utilising directional, superimposed component relays as opposed to 
distance schemes for applications where high resistance faults are 
commonplace. A 500 ohm fault loop impedance would probably be beyond 
the capability of an impedance measuring device, whereas a 
coordinated decision of two high speed directional relays, would 
ensure rapid fault detection.
The foregoing results underline that when applied to a typical series 
compensated system, the new scheme is extremely reliable and offers 
high speed performance, over the entire range of fault inception 
angles and distance to fault, regardless of fault type, in the 
presence of very high fault path resistances.
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Although not shown here, a similar system employing 50% series 
compensation at the midpoint of the main line section was studied in 
depth, with similar results and conclusions to those above being 
obtained regarding the overall relay performance.
In summary, the above typical studies clearly illustrate the 
fundamental principles of the proposed relay, which as shown, offers 
total reliability in terms of correctly Indicating the direction to 
fault. The following desirable features have been highlighted;
1) High speed Internal and external fault detection.
2) Correct directional determination, with or without series 
capacitor by-passing.
3) Correct directional determination, with or without prefault 
line loading.
4) Correct operation under current channel clipping 
conditions.
5) Stability in the presence of subsynchronous resonance.
6) Operation when a fault fails to generate one of the 
Independent mode signals (ie operation is fault type 
independent).
7) Operation Independence upon both the degree of series 
compensation being employed and the location of the capacitor 
banks•
8) High speed fault detection for both very high and very low 
equivalent source short circuit levels.
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7.3 Capacitive Fault Currents
Impedance relays may suffer loss of directional discrimination when 
series capacitors remain in circuit for the duration of the fault 
[10]. With reference to Fig 7.24, with low source capacities at R 
and P, such that no capacitor gap flashover occurs, a fault at F may 
be detected as reverse to the relay R1 (caused by the line current 
leading the relaying point voltage), or as a forward fault by the 
relay R2. In both cases, mal-operation would ensue. However, for 
superimposed component relays, Fig 7.25 shows that both relays are 
effectively examining an inductive source, with a superimposed 
forcing generator located at F. The secondary voltages and currents 
presented to relay Rl, for an 'a' phase to earth fault at F (90 
degree fia) are given in Fig 7.26a and b. The large degree of 
subsynchronous modulation is the dominant feature of the faulted 
phase waveforms, and because there is only a very small infeed at P, 
the voltage and current are almost identical for both relays. The 
polarity of current measurement for R2 is however, opposite to that 
of Rl, and the detailed responses of Figs 7.26c to f clearly show 
that reliable direction to fault indication is achieved by both 
relays, that is Rl detects a forward fault and R2 reverse, as 
expected.
7.4 Capacitor Reinsertion Effects
For the practical system of Fig 7.20, two types of external fault 
were simulated at F. The first, a three phase to earth solid fault, 
occurring at the zerocrossing of the prefault 'a* phase to earth
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voltage. The fault study included capacitor bank protection with all 
damping elements omitted, in order that the most severe switching 
transients would be introduced into the waveforms. At F, Fig 7.27a 
shows the primary system voltages which simultaneously collapse to 
zero upon fault inception at time t ■ T p. The equivalent fault path 
currents, ie the line currents flowing through circuit breaker B are 
given in Fig 27.7b and sequential pole opening, approx 1 cycle after 
fault Inception, effectively isolates the faulted section from the 
main system. The capacitor bank waveforms are given in Fig 7.27c 
with rapid by-passing of all three individual phase capacitors being 
evident. After time t * T FB, the rest of the system is energised, 
since the main line circuit breakers would remain closed for the 
external fault condition, and as such, the by-passed capacitors must 
be reinserted to regain normal quiescent conditions. At time t » T R, 
all capacitors are simultaneously reinserted, which causes a notable 
change in the line voltages and currents, observed in the secondary 
waveforms of Figs 7.28a and b, at the relay location near busbar P. 
Under normal circumstances, one would expect a significant current 
change without an associated change in the voltage, but because the 
rest of the system is disconnected when B is opened, a very weak 
infeed with corresponding high impedance is left connected behind 
busbar P. Hence the superimposed component waveforms of Figs 7.28c 
to f clearly show finite changes in the relaying point voltages and 
currents due to reinsertion. The mode 2 relaying signal variations 
are given in Fig 7.28g and h, in which the threshold T 2 falls to its 
minimum of 40 ql before reinsertion takes place. Hence full
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sensitivity is regained and the detailed DM and DR variations of Fig 
7.28i result in a forward disturbance detection, since the trip 
counter output, displayed in Fig 7.28j reaches the +ve decisive 
level. Such behaviour is not incorrect since the origin of the 
disturbance is in the forward direction with respect to relay Rp, but 
undesirable since unnecessary internal breaker opening would ensue* 
The results have shown that the relay R q does not under these 
circumstances, detect a forward disturbance, since the relatively 
high scl at that end does not permit a significant superimposed 
voltage to be developed, which suggests that for any system with an 
appreciable infeed at either end, no problems would manifest from 
series capacitor reinsertion.
In order to counteract the foregoing drawback, a trade off between 
fault coverage and speed must be weighed against reliable and secure 
relay operation. The setting procedure adopted, maximises coverage 
for any given system, with the proviso that large extremes of source 
capacity and line lengths must be covered. In short, the relay must 
be de-sensitised to ensure that unnecessary breaker action does not 
proceed capacitor reinsertion, whilst retaining adequate fault 
coverage for the application being considered. In this instance, 
with the minimum threshold Increased to 95 ql, a positive trip count 
of only 1 is obtained, before the dynamic threshold increase, as 
shown in Fig 7.28k. It must be emphasised however, that the 
foregoing resultsapply to absolute worst case conditions, ie in the 
unlikely case of no damping elements being Included in the capacitor 
protections.
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A more realistic evaluation of the reinsertion effects is gained by 
including damping elements which accompany all series capacitor 
protection schemes. For an *a* phase to earth fault at F, fault 
instant at a zerocrossing of the prefault fa' phase voltage, Fig 
7.29a shows the behaviour of the mode 2 relaying signals following 
the reinsertion of the faulted phase capacitors. A DGS is employed 
in the capacitor protection. The detailed variations of DM and DR 
then cause the trip counter output (Fig 7.29e)* to once again, attain 
a +ve count of 5 and as such, the relay detects the reinsertion as a 
forward disturbance. However, by increasing the minimum threshold to 
only 65 ql, Fig 7.29f shows that no such counting occurs, with the 
initial fault detection being unaffected. The effect of Increasing 
the minimum threshold to 95 ql would necessitate an increase in K at
the high scl end to 5 instead of 3, but at the low scl end, 
insufficient current would flow unless that scl was increased to 
approximately 2.2 GVA. However, should a minimum threshold of 65 ql 
be taken, a scl of only 1.12 GVA would be sufficient to guarantee 
relay operation. In comparison, the results obtained for a DGNS are 
substantially different (Figs 7.29b) to those associated with the 
DGS. A minor change in relaying signals is observed, which as shown 
in Fig 7.27d, produces reduced changes in DM and DR when compared 
with the corresponding DGS results of Fig 7.27c. Even with a minimum 
threshold of 40 ql, the DM and DR variations for the DGNS case do not
initiate any post-reinsertion trip counter action.
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These results therefore clearly show that the DGS can, in some cases, 
cause directional relays of the type proposed to operate following 
capacitor reinsertion, ie to initiate circuit breaker opening as if 
an internal fault had occurred. However, the use of the DGNS ensures 
that the switching transients caused by capacitor reinsertion are so 
insignificant that de-sensitising the relay to ensure stability for 
the foregoing sequence of events, is entirely unnecessary. Hence the 
DGNS not only offers benefits in terms of system stability as fully 
described in Chapter 3, but also it removes one of the longstanding 
capacitor reinsertion problems encountered with protection relays 
applied to series compensated lines.
7.5 Relay Performance for Double Circuit Systems
A major protection problem encountered with double circuit series 
compensated lines is the effect of the fault position and source 
configurations, when the capacitors remain in circuit for the 
duration of the fault. This may lead to voltage and/or current 
Inversion at the relaying points, a specific example of which is 
dealt with in some detail by Elkateb and Cheetham [10]. The system 
of Fig 7.2a, with 70% series compensation and no capacitor protection 
simulation, was studied for a three phase to earth fault on circuit 
1, on the line side of the capacitor bank at Q (point F5). The 
sources behind P and Q were such that the equivalent impedance at Q 
was many times greater than that at P. Waveforms pertaining to this 
study are given in Fig 7.30. Because no capacitor by-passing is 
included, the build up of subsynchronous components is clearly 
evident in Figs 7.30a
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and b, which describe the input voltages and currents to relay Rl.
It is explained in Reference 10 how under steady state fault 
conditions, the net effect of the capacitor/line/source impedance 
combination causes a distance relay at location Rl to lose 
discrimination. However, this major drawback is overcome by the 
proposed directional comparison relay at that location, measuring 
from superimposed components immediately after the occurrence of the 
fault. Figs 7.30e to 1 show the DM, DR and trip counter responses 
for the above fault condition, with Rl and R2 on the faulted circuit, 
correctly indicating an internal fault. Once again however, the
coordinated decision of relays R3 and R4 on circuit 2 is to block any
breaker action on the latter.
The relay performance was studied for the double circuit systems of 
Fig 7.2a (50% midpoint compensation) and Fig 7.2b (70% compensation, 
35% at each end)• With the exclusion of any capacitor protection 
equipment in the digital simulation, the gain ki was based on a fully 
offset through fault current, which in turn yields pessimistic 
operating times, ie the relay is slightly de-sensitised.
In all respects, the relay performance concerning the fault angle, 
fault type, distance to fault effects, etc, as described for the
single circuit systems, was found to be very similar for the double
circuit systems. As such, repetition is avoided in this section, by 
including only those important results to emphasise the suitability 
of the relays for double circuit protection.
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In Chapter 2, it was explained how the use of Aerial mode signals 
alone, leads to the advantage that, where parallel circuits are 
involved, it is possible to protect each circuit independently of 
each other. The relaying point locations, suitable for the 
protection of the double circuit systems, are indicated by Rl, R2, R3 
and R4 in Fig 7.2. Figs 7.31 and 7.32 show the relay performance as 
a function of fault distance (from end P), for a 'b' phase to earth 
fault on circuit 1. It should be mentioned that a fia of 135 degrees 
has been chosen, since this produces the slowest operating times on 
average. For relays Rl and R2, the normal characteristic is 
obtained, ie the greater fault distances cause slowest relay 
operation. However, the relays monitoring the healthy circuit yield 
vastly different responses. Such is the magnitude and direction of 
the fault current at the terminations, that R3 initially indicates a 
reverse fault for faults up to approx 40 km from P. Relay R4 on the 
other hand, indicates a forward fault, but the overall action of the 
unit protection scheme would be to inhibit breaker opening on circuit 
2, whilst Rl and R2 would result in the fault being cleared by the 
circuit I breakers opening. As the distance to fault increases, R4 
traverses a very small period of no operation or ’null* region, until 
it produces a reverse decision. Sometime later, R3 behaves in a 
similar manner, but the change of direction is from reverse to 
forward. At no time was there found to be a fault condition which 
resulted in failure to indicate an external fault by R3 and R4 
working as a unit protection scheme. For many other source 
capacities and various impedance ratios, similar behaviour was 
observed. Moreover, for other fault types, involving earth or
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otherwise, and for faults on circuit 2, the relays Rl and R2 behaved 
in a similar fashion*
It was therefore concluded that double circuit series compensated 
lines, or indeed plain feeders, may be adequately protected by 
relaying each circuit independently, and that new protection relays 
of the type proposed herein go a long way in overcoming longstanding 
problems associated with conventional protections*
7.5.1 Intercircuit Fault Relaying
Although not included here, preliminary fault studies were carried 
out for the same relay configurations as above, for faults involving 
both circuits, for example a 'b' phase circuit 1 to 'c1 phase circuit 
2 fault* In this Instance the decoupled Aerial mode paths, which 
have previously enabled Independent circuit relaying are interrupted. 
As such, the preliminary results revealed that direction to fault 
indication cannot be reliably obtained from all four relays* Further 
investigation is therefore warranted if the extremely unlikely case 
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,5 Signal variations within relay Rp for 3 phase to earth fault
(a) Pre-filtered voltages (b) Pre-filtered currents
(c) Superimposed modal voltages (d) Superimposed modal
currents































(g) M2 and (h) M3 relaying signal responses
(i) M2 and (j) M3 DM and DR variations
(k) M2 and (1) M3 detailed DM and DR variations






























Fig 7.6 Signal variations within relay Rq for 3 phase to earth fault 
(a) and (b) Prefiltered voltages and currents
(c) and (d) Superimposed modal voltages and currents
(e) and (f) Filtered, Superimposed modal voltages and currents



































(g) M2 and (h) M3 relaying signal responses
(i) M2 and (j) M3 DM and DR variations
(k) M2 and (1) M3 detailed DM and DR variations





















7 Primary system waveforms for ' b' phase to earth fault on 
busbar Q
(a) End P capacitor voltages (b) End Q capacitor voltages
(c) End P line currents (d) End Q line currents

















F i g  7 . 8  S i g n a l  v a r i a t i o n s  w i t h i n  r e l a y  R p  f o r  'b ' p h a s e  
t o  e a r t h  f a u l t  o n  b u s b a r  Q
(a) a n d  (b) P r e - f i l t e r e d  i n p u t  v o l t a g e s  a n d  
c u r r e n t s
(c) a n d  (d) S u p e r i m p o s e d  M 2  a n d  M 3  v o l t a g e s  
a n d  c u r r e n t s
(e) and (f) Filtered forms of (c) and (d)
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(g) M2 and (h) M3 relaying signal responses
(i) M2 and (j) M3 DM and DR responses
(k) M2 and (1) M3 detailed DM and DR responses

























Fig 7.9 Signal variations within relay R q ,  for *b * phase to earth 
fault on busbar Q
(a) and (b) Pre-filtered input voltages and currents
(c) and (d) Superimposed M2 and M3 voltages and currents






























(g) M2 and (h) M3 relaying signal responses
(i) M2 and (j) M3 DM and DR responses
(k) M2 and (1) M3 detailed DM and DR responses




























Fig 7.10 Waveforms at various stages within relay at P for 
'b f to ' c' interphase fault
(a) and (b) Pre-filtered relay input voltages and currents
(c) and (d)* Filtered, superimposed modal voltages and 
currents
(e) and (f) M2 and M3 detailed DM and DR responses 
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Fig 7.11 Waveforms at various stages within relay at Q for 
*b 1 to ' c' interphase fault
(a) and (b) Pre-filtered input voltages and currents
(c) and (d) Filtered, superimposed modal voltages and 
currents
(e) and (f) M2 and M3 detailed, DM and DR responses 

















Fig 7.12 Waveforms at various stages within relay at P for 'b1 to 
'c' to earth fault
(a) and (b) Pre-filtered input voltages and currents
(c) and (d) Filtered superimposed modal voltages and 
currents
(e) and (f) M2 and M3 detailed, DM and DR responses 





















Fig 7.13 Waveforms at various stages within relay at Q for 'b1 to 
'c 1 to earth fault
(a) and (b) Pre-filtered input voltages and currents
(c) and (d) Filtered superimposed modal voltages and 
currents
(e) and (f) M2 and M3 detailed, DM and DR responses 















0 100 200 300 500
Fault location from P KM
Fig 7.14 Fault Type/Fault Location characteristics for relays 
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Polar comparison characteristics for relay Rp of fault
inception angle/operating time with 3 phase and single
phase to earth faults, xF =* 0 and 500 km from end P
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Fig 7.19 Polar comparison characteristics for relay R q  of fault
inception angle/operating time with 3 phase and single
phase to earth faults, xp = 0 and 500 km from end P
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Fig 7.20 Multi-section feeder, with series compensated main line P-Q, 
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Fig 7.21 Fault inception angle/fault location characteristics for


















Polar comparison characteristics for relay Rp of fault
inception angle/operating time for system of Fig 7.20,
xF = 0 and 300 km from end P
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Fig 7.23 Fault path resistance/operating time characteristics 
for system of Fig 7.20, x F = 0 to 300 km from end P, 
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Fig 7.24 Faulted section of Fig 7.20 (circuit breakers omitted) 
for capacitive fault current study
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Fig 7.27 Primary system waveforms for 3 phase to earth
external fault, with capacitor reinsertion
(a) Phase voltages at busbar P
(b) Line currents (equivalent fault path 
currents) flowing through circuit breaker B
(c) End P capacitor voltages, simultaneously 
reinserted at time t = T R, 200 ms post 
fault































F i g  7 . 2 8  S i g n a l  v a r i a t i o n s  w i t h i n  r e l a y  R p , f o r  3 p h a s e  t o  e a r t h  
e x t e r n a l  f a u l t
(a) a n d  (b) P r e - f i l t e r e d  i n p u t  v o l t a g e s  a n d  c u r r e n t s
(c) a n d  (d) S u p e r i m p o s e d  M 2  a n d  M 3  v o l t a g e s  a n d  c u r r e n t s






















(g) M2 relaying signal 
variations







(i) Detialed M2 DM and 
DR responses
(j) Trip counter output 
(M2) showing -dl 
for fault detection 
and +dl for 
reinsertion
(k) Trip counter output 
(M2) with increased 

































Fig 7.29 Signal variations within relay R p, for a single phase to earth
external fault, obtained with DGS and DGNS capacitor protection
(a) and (b) Detailed M2 relaying signal variations
(c) and (d) Detialed M2 DM and DR responses
(e) M2 Trip counter, DGS, T,2 MIN = 40 ql
(f) M2 Trip counter, DGS, T2MIN = 65 ql

























Fig 7.30 Waveforms within relay Rl for remote 3 phase to earth fault 
on double circuit system of Fig 7.2a
(a) and (b) Prefiltered input voltages and currents
(c) and (d) M2 and M3 filtered,superimposed voltages and 
currents
(e) Detailed M2 DM and DR response
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(g) Detailed M2 DM and DR responses at R2
(h) Trip counter outputs of R2 (Fwd decision)
(i) Detailed M2 DM and DR responses at R3
(j) Trip counter outputs of R3 (Fwd decision)
(k) Detailed M2 DM and DR responses at R4
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Fig 7.31 Fault angle/fault location/operating time characteristics for 
solid *b f phase to earth faults on circuit 1 of double circuit 
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Fig 7.32 Response of relays R3 and R4 for fault conditions as in
Fig 7.29, describing the change in directional indications by 
the healthy circuit relays
CHAPTER 8 : CONCLUSIONS AND FUTURE WORK
8.1 General Conclusions
The work presented In this thesis describes the design and 
performance of a new directional comparison protection scheme, as 
applied to series compensated systems. Based upon new principles, It 
Is not simply a travelling wave relay, but a relay which utilises the 
total superimposed components Impressed upon the system steady state 
variations, In order to render high speed directional decisions. Not 
being an Impedance measuring device, nor employing segregated phase 
signal processing, the relay has proven to offer reliable operation 
under the following conditions;
a) Internal or external faults, regardless of type.
b) With or without any line loading.
c) With or without series capacitor by-passing.
d) Resonant conditions at subsynchronous frequencies.
e) High fault path resistances.
For both single and double circuit systems, the longstanding
protection problems associated with conventional protection, and in 
particular, distance relays, have been dealt with in some detail. In 
all situations, the proposed relay performs exceptionally well, for
all practically encountered faults with the overall performance of
the relay as a function of fault inception angle, distance to fault, 
fault type, etc, being quite outstanding. The problems concerning 
capacitor by-passing and subsequent reinsertion are overcome by
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optimisation of the relay settings. For external faults in 
particular, not causing capacitor by-passing, and giving rise to 
subsynchronous resonant conditions, it has been demonstrated how the 
specially developed dynamic threshold function serves to stabilise 
the relay, ie to prevent any mal-operation, subsequent to an initial 
reverse decision.
The fault transient data used for evaluating the relay performance 
has been obtained using digital simulation techniques which have been 
validated using recently performed field tests. In the case of 
single circuit systems, the simulation methods have been extended to 
include the most recent versions of independent capacitor protection 
equipment. The absence of capacitor by-passing facilities for the 
double circuit simulations has not in any way detracted from the 
performance evaluation of the relay, as most line protection problems 
encountered with such systems are brought about by the capacitors 
remaining in circuit for the fault duration.
The subtle combinaton of time and frequency domain simulation 
techniques have enabled the accurate modelling of the state of the 
art in capacitor protection, that is the Dual Gap/Non-Linear resistor 
scheme. The methodology involved is fully explained and contributes 
a major step forward in the simulation of series compensated systems 
and to their understanding. Results have shown that the proposed 
relay will operate correctly for any type of capacitor protection 
whether the latter is called upon to operate for a particular fault 
condition or not. It is for the situation where capacitor 
reinsertion into an energised system takes place that the above 
mentioned simulation techniques have revealed that the Dual
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Gap/Non-Linear Resistor scheme provides benefits not only from a 
system stability point of view, but also with respect to line 
relaying.
The directional wave fault detection principles have been extended 
from fundamental directional theory, based upon information 
superimposed onto the prefault variations, due to the occurrence of a 
fault. The underlying principles have proven valid and the 
specialised filtering techniques developed to enhance the security of 
decision whilst retaining high speed operating capability have been 
explained. Such was the filtering and monitoring philosophy adopted 
that the presence of subsynchronous resonance, known to be 
problematical for phase comparison and distance relays, in no way 
jeopardises the initial relay response and the latter has been fully 
stabilised until such time as the subsynchronous components die out.
With the superimposed component extraction and signal processing 
being performed digitally, considerable improvements over analogue 
equivalents, have been made. These include freedom from drift, 
reduced noise and delay, since at the Instant of the change in 
relaying point voltage and current, due to the occurrence of a fault, 
the superimposed components are Immediately available at the outputs 
of the extraction stages (excluding digital propagation delays).
Moreover, the software programming of the digital filter 
characteristics can be executed at the outset for a particular system 
application, with no possibility of ambient temperature or age 
distorting the filter characteristics.
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Since the relaying signals are formed from Aerial mode superimposed 
quantities alone, significant advantages over the segregated three 
phase approach have been achieved. These include:
i
a) Reduction in signal processing requirements from six 
separate channels to four.
b) Analysis of circuit behaviour under faulted conditions is 
achieved using the familiar phase sequence equivalent circuits, 
this being of particular interest to an experienced application 
engineer being confronted with new relaying principles.
Moreover, the first application dependent gain to be set is 
derived from simple pps equivalent circuits alone.
c) High speed coverage of all fault types with only two sets of 
modal relaying signals, with reliable relay operation even when 
only one mode is excited.
d) Independent relaying of each circuit in double circuit 
applications, provided the two separate Aerial mode paths do not 
interfere with one another, ie that faults on one circuit do not 
develop into intercircuit faults.
The use of superimposed components for detecting faults has yielded 
benefits in terms of high sensitivity in particular for highly
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resistive fault paths. This feature is particularly important in 
very dry countries where faults involve a line section and 
vegetation, or where the earth plane is particularly resistive.
One other major benefit of superimposed component based relays is the 
rapid detection of close-up three phase solid faults which have the 
greatest de-stabilising effect upon the system. Distance protection 
requires additional memory circuitry to counteract the total collapse 
of all three line to earth voltages, whereas, the superimposed 
signals are infact the largest that can be obtained for a fault 
anywhere on the system, resulting in very high speed fault detection 
with no special modifications to the relaying algorithm. Moreover, 
superimposed components offer inherent gains in signal to noise ratio 
with instrument transformers. The well known cvt relaxation 
transients do not detract significantly from the superimposed signals 
from which the relay makes a decision.
The expected form of hardware implementation of the new relay 
developed from CAD studies, is directly compatable with present and 
future generations of 16 bit microprocessors. Such quantisation 
yields a dynamic relaying signal range which is more than adequate 
for the relay to derive sufficient fault transient information to 
render a correct directional decision, for the vast number of fault 
conditions which may arise. Moreover, with the perpetual refinement 
of LSI and VLSI devices, coupled with improvements in device 
reliability, it is expected that such designs will become the norm in 
years hence.
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8.2 Suggestions for Future Work
Although the specific problem encountered with conventional relays of 
series capacitors being located on infeeding lines, behind the 
relaying point, has been analysed by an equivalent fault condition in 
which capacitor by-passing does not occur, the inclusion of series 
capacitors on lnfeeding lines in the digital system simulation would 
be beneficial. This is so because over very long distances, such as 
in the USA, a number of line sections, each of which are series 
compensated, are often linked together. Many double circuit systems 
are configured in this way and the further extension for the 
simulations to facilitate capacitor by-passing for such systems would 
directly contribute to the realism of the simulations as a whole.
The non-linear analysis, developed as a combination of time and 
frequency domain techniques, to simulate the Dual Gap/Non-Linear 
resistor capacitor by-pass protection scheme, has in this thesis been 
limited to single phase operation. The author feels, despite single 
phase to earth faults being the most commonly occurring type on ehv 
systems, that extensions to the existing software to include 
multiphase capacitor by-passing, would be beneficial.
For the directional relaying scheme proposed, it is hoped that the 
computer algorithms will be implemented in hardware form and that 
subsequent field trials would ensue. This would enable the 
measurement of actual values of noise, generated both from the relay 
hardware and that from the primary system, discussed in Chapter 6 .
The setting procedure adopted could then be refined to include these 
practical noise levels, which may then prove more realistic than 
those assumed in the text.
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APPENDIX A2.1: UNIVERSAL MATRIX FORMULATION
Considering the relationships between the end P variables and the 
fault point of Fig 2.4, the following two port relation is available;
E PCk ■Aj r v ~\Pk






I  PCk 
E PCk
-Zp.I Pk
- A j . Z p . I p k  -  B j _ . I  Pk 
- ( A  ! . Z  p  +  B j  )  . I p k
( C i . Z P +  D i ) . 1 pk
Z a » I  PCk
  A2.1.1
  A2.1.2
- ( A i . Z p + B i ) .  ( C i . Z p + D j ) - 1
At the capacitor bank, it is convenient to relate all variables to 
the forcing quantity E CPk as follows;
I PCk S *C P k  +  Z C _ 1  * E  DPk
but E  DPk sa E CPk +  Z D2 * *  CPk
hence I  PCk - *C P k +  2 c " 1 ( E CPk + Z D2 CPk )
and *  PCk - T CPk.[u + zc-‘.zD2] + Zc - 1 •Ecpk
or I ppi,. Ki • IcPk + Zr” 1 ‘Ecipk ---
where Ki - [U + z c- 1. Z D2 ]
V  PCk " E  PCk ” E DPk
- Z A* 1 PCk - [ E c P k  +  Z d 2 *1 CPk ]
or V PCk
Z A* [Ki • I CPk +  Zc“ 1*EcPk] “ [EcPk + Zd2 * l c p k  ]
[Za.Ki - Z D2 ] • I CPk +  [Za.Zc-1 “ Uj.EcPk 
* Zb *1 CPk +  K2 »ECPk A2.1.4
where ZB [Za .K1 - ZD2] and K 2 = [ZA .Zc-» - U]
- 139 -





a 2 b2 r "v tv PCk
F P k . .C2 d 2. - - I PCk -
thus u5
l>
- ^2 *^PCk - b2 .1 PCk
and * FPk - -c2 .V PCk + ®2*^ PCk
Substituting for V PCk in Eq A2.1.4;
^ F k  “  ^ 2  * t ^  CPk *  ^ 2 * ® * C P k l  ”  ® 2 * t ^ l # ^ C P k  ^ c " ”1 # ® C P k ^
o r  V Fk "  [ A 2 »Z b  “  B 2 * K l ] * ^ C P k  +  t A 2 #K2 “  B  2 * ZC ”  1 J *E CPk
ie V Fk 88 Zn«Irpk K 3 «Erplf A2.1.5
where Z D ■ [A2 .ZB - B 2 .Kj] and K 3 ■ [Aj.I^ - B2 • Z c— 1 ] 
similarly;
1 FPk = K 4>lrpif + Ya »E rplf A2 • 1 • 6
where K 4 =» [D2 .K x - C2 .ZB] and YA - [D2 .^,-1 - C2 .K2 ] 
from Eq A2.1.6
I CPk " ^4 ” 1 • 1 FPk + K 4 - 1 •YA .Ecpk
and substituting this into Eq A2.1.5 gives;
V a  -  +  t Z D - K 4 - * - Y A +  K , ] . E c p k
o r —  A2 • 1 • 7
where K 5 = [ZD K4-iYA + K 3]
The fault point voltage V^rnay be related in a similar manner to the 
variables at end Q, which gives;
VFk * Zq .Kt-1 .Ip0. + Ks »E roif A2 *1*8
Where ZQ , K 7 and K 8 are functions of the end Q source parameters and
the line section ABCD parameters between F and Q. Now from
Eqs A2.1.7 and A2»l*8«
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^ FPk " K4 ,ZD~1,VFk “ K4 •Zd"1 #K5 ,ECPk
and IfQk “ ^7,ZG” 1#^Fk ” ^7 *ZoT 1#E8 #ECQk
but Ip^ ■ IFPk - I pQk and V Fk ■ EFk + R F.I Fk
hence IFk ■ [I^.Zd” 1 - ^ . Z g "*1 ] *VFk — K 4.ZD — 1 *KS .ECPk
- K7‘Zg*-1 *K8*ECQk
So T, ~  “  “■Fk ■* Y c* [E Fk + RF .IFk ] “ .Kg .ECPk
“ K ?.Z G-i .K8 .ECQk
■ YC *E Fk + Yc .Rp.Ij^ - K,^ ‘Zp— 1 .KS.E CPk
- K 7.Zq-i *K8 .ECQk
where [K4 .Zd-i - K?Zg-i]
then IFk =» [K1 0 .Yc].EFk - [K10 .K4 .Zp- 1 .K5 ] .Ecpk 
______________  - [Kio.K7 .ZG-1 .K8 ].ECQk   A2.1.9
where K 10 ■ [U - YC .RF ]-!
Eq A2.1.9 is in the form;
1  Fk *  ^  1 *E  Fk +  ^ 2 * E CPk +  Y3 , E CQk










The other sub-matrices Y 4, ... Y 9 are determined from Eqs A2.1.1 to 
A2.1.9 in a similar manner.
Eq A2.1.10 is then inverted to produce the universal Impedance
relation in the form of Eq 2.6, but depending upon the type of
disturbance being simulated, it is often more convenient to utilise
the admittance matrix of Eq A2.1.10.
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APPENDIX A2.2: THEVIN EQUIVALENT CALCULATIONS
Looking from point P into the faulted section R-P, the equivalent 
impedance is found from Fig 2.8 by setting E F to zero. The Thevenin
i
Impedance is then defined as the ratio of E fe to Ipj. or in vector 
terms Z FE 3 Efe* Ife** At this stage it is worth mentioning that 
the fault point situation is best represented by a parallel 
admittance matrix, Y F, to ground. This is because of phase to phase 
fault conditions which give rise to ill-conditioning when series 
representation R F is inverted.
Thevenin Impedance
For calculation of the impedance term ZFE> it is necessary to 
determine equivalent admittances of the system. From the fault point 





A RF ® RF U z r" ~  0




- (A r f*^ + b r f ) • 1 r --- A2.2.2
and * F R - ( C r f *Zr + d r f ) # i r --- A2.2.3
then I f r - Y?, *? F --- A2.2.4
where Y 2 SB ( C r f »Z r + D r F )(A r f * Z r +  B R F ^- 1
hence Y 2 3 y f r , y f “
l --- A2.2.5
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Y 2 Represents the admittance presented to the fault point looking 
towards end R. Hence an equivalent circuit Is drawn as In 
Fig A 2.2.1 (Ef set to zero), from which the addition of the two 
admittances Y2and Y p is Inverted to give an equivalent impedance 
term, Z£ such that;
Z E - (Y2 + Yp) - 1  A2.2.6






From Eq A2.2.10 the effective fault path Impedance matrix ZFE is 
simply;
 A 2 .2.11
Thevenin Voltage
With reference to the equivalent circuit of Fig 2.8, the fault point 
relationship is;
V F =• E F + Rp.Ip  A2.2.12
But from the foregoing Z FE calculations, I Fr * Y2 *VF and V F may also 
be related to I FP as follows;
w| w
■
.  1  FE .
hence E fe ■ (Afp
and ^fe * (CFp
then E Fe ■ (Afp
A Fp B FP
fp u fp .
' U Z E “ 0 '




However,■ the open circuit voltages are determined when I FE ■ 0, 
hence;
V F ** A Fp .E f£ --- A2.2.14
and T g  IJ1FP FP* FE --- A2.2.15
thus l Fp = “ ^ F P ’ ^ F P ” 1 *V F --- A2.2.16
or X * Y #VFP I F --- A2.2.17
Now IF ■ Xpp“I fr may then be written as;
7 fp-5 f r  - or, - \  > V --- A2.2.18
hence VF - (Y, - Yj )-*.Tf --- A2.2.19
Replacing VF in Eq A2.2.12 gives;
(Y, ■ Y2 )“* • X F “ ef + rf *x f --- A2.2.20
so that e f - [ ( Y , - Y 2)-* - r f)].Tf --- A2.2.21
or E F =■ Zpp *Ip --- A2.2.22
Equation A2.1.22 enables the calculation of I F from any value of 
forcing quantity E F, which then yields the corresponding value of Vp . 
The final step involves relating the fault point voltages VF to the 
open circuit voltages E fe near B, but such a relation has already 
been determined in Eq A2.2.14;
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hence E fe ■ App-^Vp  A2.2.23
By substituting for V F in Eq A2.2.12;
f e  " App— *[Ep + Rp *IF] 
or A2.2.24
The two Thevenin quantities ZFEand E fe are then direct replacements 









Fig A2.2.2 Equivalent circuit of Fig A2.2.1
APPENDIX A2.3: PARAMETER CONVERSION
In Chapter 2, a two port relationship between the voltages and 
currents at either end of a homogeneous line section, as shown in Fig 
2.2, were developed, such that;






-If- _c D. L la J
where A ■ [S] [cosh 7 1] [S] - 1
B » [S] [sinhT 1] [S] -iZo 
C - Y0[S] [sinh7 1] [S] -1 
and D - Y0[S] [cosh7 1] [S] -iZ0
An alternative way of relating the same voltage and current 
components is to derive an equivalent Y parameter matrix (with 












where Y n  - Y0 [S] [cothyi] [S] -1
and Y 12 *-Y0 [S] [cosech7 i] [S] - 1
For a homogeneous line section as shown in Fig 2.14;
Y 21 “ Y 12
and Y 22 =* Y u
In cases where the ABCD parameters are derived as combinations of 
line section and discrete circuit elements such as capacitor banks, 
homogeneity is then lost and each element of the equivalent Y
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parameter matrix must then be defined. Manipulation of Eq A2.3.1 
into the form of A2.3.2 yields the following Y parameters in terms of 
the ABCD equivalents;
Y n D.B _1
Y 12 C - D.B _1 .A
Y 21 - -B _1
and Y 22 => B -1.A
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APPENDIX A3.lt THEVENIN SYSTEM IMPEDANCES
For the non-linear capacitor protection analysis, It Is necessary to 
determine the Thevenin Impedances presented across the capacitor
J
terminals, both with the fault on and off the system. The following 
analysis Is applicable to single line to ground fault conditions, but 
Is readily extended to cover multi-phase faults.
The universal matrix relationship derived from the de-energlsed 
equivalent circuit of the series compensated system, described In 





_E CQ_ J  CQ.
Inverting Eq A3.1.1 yields an equivalent universal admittance 
relation of the form;
1.F I f
i c p [Y] I cp
CQ_ _E CQ_
where [Y] - [Z] - 1
The latter equation is then expanded into the full three phase 
expression;
A3.1.1 Fault On
By consideration of the type of fault, the known zero valued 
quantities are then substituted Into Gq A3.1.3, and for the specific
'i
case of an 'a' phase to ground fault;
i F b  ■ I Fc * 0 and E Fa * 0 because the circuit Is de-energised for the 
by-pass simulation.
Furthermore, a fault involving only one phase and earth does not 
result in any by-passing of the capacitors on the healthy phases 
[8 ], hence;
*CPb *  *CPc ■  * C Q b  “  I CQc "  ®













_0 - E CQ£




.E CPa I CPa
JE CPb [Z2] 0
IS CPc 0
_E CQa I CQa
JS CQb 0




Equation A3.1.6 describes the frequency domain relationship between 
the voltages and currents associated with the capacitor banks at each 
end of the line. The matrix [ZT] is of the order 2 x 2  and may be 
considered as below;
Where Z T11 and Z T22 represent the Z T (w) *self terms* across the two 
capacitors and the off diagonal elements represent the transfer 
Impedances necessary for the double by-pass simulation as described 
in Appendix A3.2.
A3 •1•2 Fault Off
Once the current in the fault path is interrupted, ie when the fault 
path is opened, the Thevenin system impedances presented to the 
capacitor terminals differ from those calculated above. New 
constraints are then placed upon Eq A3.1.3 and for the *a-e* fault 
condition under consideration;
Where [Z2] is an 8 x 8 matrix from which a 
obtained as follows;
|” E  CPa "1 f 1  CPa "I
I -  - [Zt]
l_E C Q a J  L  ^ CQa J
and [ZT ] - fZj(3,3) Z2<3
L z 2 (6,3) Z- (6
,6)1 
,6) J
I Fa *  iF b  * I F c  *  0
and as before, I c P b  “  Icpc *  IcQ b  "  ^cqc a  ®
In this case however, Eq A3.1.1 Is relevant, since all fault path 
currents are zero, hence;
— - p-
JL Fa 0
I F b 0
JL Fc 0
JL CPa *  CPa
JL CPb [Z] 0
£ ,  CPc 0
JL CQa 1  CQa
2L CQb 0
_E  CQc_ 0
  A3.1.7
Such an expression is partitioned directly to give;
CiL h  C Q a J [Z T]
r I CPal
L I  CQaJ
A3.1.8
where [ZT] r Z(3,3) Z(3,6)“|
L Z(6,3) Z(6 ,6 )J
The latter expression is in exactly the same form as Eq A3.1.6 with 
the elements of [ZT] now modified as a result of the fault break 
off.
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APPENDIX A3.2: DOUBLE NON-LINEAR CAPACITOR BY-PASSING
The time domain solution of the non-linear resistor voltage 
associated with the protection equipment of one capacitor was derived 
from the frequency domain voltage balance equation below;
As explained in Chapter 3, Section 3.2.3, the non-linear path is 
momentarily opened at the instant at which the second capacitor 
voltage exceeds the threshold level, redefining the time datum to 
zero at; this instant. Hence two equal and opposite forcing 
functions e ^ t )  and e^gCt) are then supplied simultaneously to the 
de-energised network. The frequency domain relationship between the 
two capacitors may be expressed as;
hence the voltages and currents at either end are interdependent 
with [ZT] being a 2 x 2 matrix, the elements of which being dependent 
upon the fault condition, as explained in Appendix A3.1. Once again, 
since V^ Rp and V Rq may only be related to T RP and T RQ in the time 
domain, it is necessary to firstly expand Eq A3.2.2 and then to 
transform the latter into a time domain equivalent. Writing 
Eq A3.2.2 in full;
V rp * E  Cp “ Z T11 »IRP - Z T12 .1 RQ
V r " E c - Zj. .1   A3.2.1
  A3.2.3
and V RQ * E c q  - ZT21 *IRP - Zj22 . I r q
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Using the same procedure as for the single by-pass case, the time 
domain equivalent equations for Eq A3.2.2, on a discrete sample by 
sample basis are then;
^Rpfa) “ ®CP " [^H *lRpfa) ® 1J ^ IjJ
- [C12 .iRg(n) + D12 + X 12]
  A3.2.4
and v RQ(n) - ecQ (n) - [C2 1.iRP(n) + D21 + X 21]
“ t^Q2 *^RQfa) ■** ®22 ^ 22 ^
where C n  - Z T11 (o) . a T / 2 ,  C 12 0 Z t i 2 ( o ) . a T / 2 ,etc
D 11 - Zt h  (n).iRP (o). aT / 2 , D 1 2 »  Z T12 (n).iRQ(o)» A T / 2 , e t c  
n-1
and X n  * yi Z T11(n-k).lRp (k)«AT , 
k-1
n-1
X j2 3 Z T12 (n—k) .ij^ Q (k)*AT,etc
k-1
Considering the non-linear characteristics;
  A3.2.5
VRp(n) - V Cp + m P.iRP (n) 
and v RQiCn) - V c q + mQ.iRQ(n),
which when subtituted into Eq A3.2.4 gives;
V CP + mP .iRP(n) - e CP(n) - [Cn  .iRP(n) + D n + X n ]
- [C12.iRq(n) + D12 + X I2]
and V CQ + m Q.iRQ(n) - eCQ(n) - [C2 1 .iRp(n) + D 21 + X 21 ]
” [C Q2*^-RQfa) ®22 ^ 22 ^
  A3.2.6
To aid the understanding of the solution of the above equations, the 
first sample Is considered, at which the following variables are 
known to be zero;
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^ CP »^CQ 11 12 >^ 21 an^ 2^2
hence;
mP**Rp(l) " e cp(^) “ ^11 *^RP^) " ^11 ” ^12 ” ®12
1
and mg.iRg(l) “ eCg(l) — C21 .iRP(l) — D21 - C22 *1Rq(1) — D 22
  A3.2.7
In Eq A3.2.7, C n ,  .. , C 22 an^ D n »  •• * D 22are constants and the 
Initial values of m P and m Q are pre-determined from the non-linear 
resistor characteristic. With two known quantities, .^p (1) and eCQ 
(1 ), the equation is solved simultaneously for i RP(l) and iRQ(l)» 
from which the corresponding values of v RP(l) and v RQ(l) are 
obtained. Thus the recursive process is initiated with the first 
current samples becoming the past history values, necessary for 
determining the constants X n , X 12, X 21and X 22 for the second sample. 
This enables the solution of Eq A3.2.6 for any sample, n. The time 
domain variations of e cp, eCQ, vRp and v RQ are then calculated for 
the entire observation period, enabling the modified frequency domain 
forcing voltages to be found.
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APPENDIX A7.1: 500 kV SYSTEM PARAMETERS
The conductor arrangements for the single and double circuit systems 
considered are as indicated in Fig A7.1. The distances of the 
conductors above ground are average values taking into account the 
catenary of the span between two consecutive towers. For both 
systems, an earth plane resistivity of 100 fi.m was assumed and due 
to the horizontal construction, the material of the earth wires is 
Alumoweld, which is known to be approximately 25 times more 
resistive than ACSR phase conductors. The following power frequency 
(50 Hz) parameters are then applicable;
(A) Single Circuit System
Phase conductor resistance ■ 0.0339 n/km 
Phase conductor reactance ■ 0.0078 si /km 
Phase conductor radius » 9.05 cm 
(Two conductors per phase)
Earth wire resistance ■ 1.882n/km
Earth wire reactance * 0.388n /km
Earth wire radius ■ 1.8 cm
The above parameters, together with the tower arrangements and earth 
plane effects, produce the following parameters;
Self impedance Zs = 0.122 + j0.54«/km
Mutual impedance Zm ■ 0.088 + j0.22n /km
Self admittance Ys ■ j0.354.10 n -1 /km
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Mutual admittance Ym ■ j0.298.10 n -1 /km
PPS impedance Z1 * Zs - Zm
- 0.034 + J0.32 n /km 
ZPS> impedance Z0 * Zs +  2.Zm
- 0.298 + j0.98 n/km 
PPS admittance Y1 - Ys + Ym
- j0.384.10 n - 1/km 
ZPS admittance Y2 ■ Ys - 2.Ym
- j0.299.10 a  ~ l /km 
Aerial mode surge impedance,
Z 02,3 * 283 ft 
Earth mode surge impedance,
Z oi - 579 n
(B) Double Circuit System
Phase conductor resistance * 0.017 « /km 
Phase conductor reactance ■ 0.0039 ft /km 
Phase conductor radius * 13.3 cm
(Four conductors per phase)
Earth wire resistance ■ 1.76 n/km
Earth wire reactance ■ 0.408 « /km
Earth wire radius * 1.15 cm
The above parameters, together with the tower arrangements and earth 










Zs * 0.032 + jO
Zm - 0.015 + jO
Ys - j0.34.10 n
Ym a j0.41.10 £2
Z1 - Zs ■ Zm
= 0.017 + jO
ZO - Zs + 2«Zin
- 0.062 + jO
Y1 - Ys + Ym
- j0.381.10







Earth mode surge impedance, 
Zoi
.41n /km 
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(b) Double circuit horizontal construction
0 * phase conductors earth wires
Fig A7.1 Tower conductor arrangements for single and
double circuit systems. (Dimensions in metres)
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A now Directional Comparison Protection scheme 
as applied to series compensated lines is described. 
The principles on which the scheme is based utilise 
superimposed values ot the modal voltages and 
currents at the line ends. The special techniques 
developed overcome the longstanding problems (due 
primarily to capacitor gap tlashovers), ot 
adequately protecting series compensated lines and 
provide a perftoraance which satisfies the 
requirements tor reliable and secure protection ot 
such lines.
IMTHODOCnOW
The use ot series compensated lines in 
long-distance ae transmission practice is well 
known. There are, however, problems encountered in 
the protection ot such lines and these arise 
primarily as a result ot the rapid circuit parameter 
changes due to the operation ot various capacitor 
spark gaps protecting the capacitors against 
overvoltages. This, in turn, causes rapid Changes 
in the measured ettectlve system impedance, thus 
affecting the performance of conventional protection 
relays. Bowever, some of the recently developed 
ultra-high-apeed (u b s) protection equipments offer 
much promise in solving the longstanding problems of 
providing an adequate and reliable protection tor 
long-distance series compensated lines. This is 
particularly so in view of the fact that the speed of 
operation of such equipments, coupled with their new 
prlnciplee ot operation (different from thoee of 
conventional equipments), makes them Immune to the 
effects caused by capacitor gap flashover.
In this paper, the basis of a new uhs 
directional comparison protection scheme, based upon 
the concept of measuring from superimposed component 
measurands, is described. The scheme is designed to 
operate in a blocking mode in conjunction with a 
carrier communication Channel. Particular emphasis 
is placed on outlining the special filtering and 
signal processing arrangements Which have been 
developed to achieve relay dynamic stability under 
external faults without affecting the uhs fault 
detection capability of the relay, this being 
irrespective of Whether there is capacitor gap 
tlashover(s) or not.
The paper concludes by presenting some 
interesting reeults relating to a typical 50OJCV 
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Pig. 1. Simple line interconnection.
signal components, with reference to Pig.l, the two 
signals A(t) and B(t) (for each mode) at ends s and R 
are of the forms
*i,«(t) - - it,*C‘).«o
. . .  (1)
»*,*<*) “ *.vA,a(t) ♦ li,a(*>-*o
where K - voltage scaling constant
Ro - replica resistance matched to the line 
surge Impedance z0 
v,l " superimposed modal quantities at line 
ends
As described by Johns [2], the criteria tor 
.determining the direction to fault is based on the 
tact that, tor an internal fault (at PI), the modal 
voltage and current components at each end are in 
anti-phase, resulting in |A(t)| > |B(t)l and hence
giving forward fault indication by both relays. For 
an outer rone fault (say at F2) on the other hand, 
although the relay at end 3 would still indicate a 
forward fault, the nodal voltage and current 
components at end K are co-phasal, resulting in 
IB(t)| > |A(t)|, i.e. a reverse fault indication,
thus preventing a breaker trip at both ends.
it should be noted that, in practice, it is 
necessary to compare the magnitude differences ot 
the two signals over a number ot samples before a 
trip or block decision is made. Furthermore, an 
extensive series ot studios has shown that the 
magnitude differences ot the two signals in the 
initial measuring period are very much a function ot 
the fault Inception angle, and hence it is necessary 
to also Check the difference in the rate ot Change ot 
the two signals. Moreover, before the decision 
process is initiated, both ot the aforementioned 
difference functions must exceed a preset minimum 
threshold level, a feature Which has been 
incorporated to increase relay security in the 
presence ot system noise.
RELAY OPERATING PRINCIPLES
The basic relay operating principle relies upon 
deriving two signals A(t) and B(t) using the 
superimposed values of modal voltages and currents 
at each end of a feeder. In this respect it should 
be noted that some economy ie gained by forming 
signals -proportional only to the Aerial modes of 
voltages and currents (modes 1 and 2) [1], as this 
requires the processing and transmission of only two
RELAY DESCRIPTION
The methods tor deriving the total variations of 
the sodal components from the primary system 
voltages and currents are as described in reference
2. Pig.2 Shows a block schematic ot the digital 
processes associated with the relay at each end of 
the feeder. The superimposed extraction filter 
comprises two units, one of half cycle and the other 
of full cycle of nominal power frequency delay. The 
first sub-filter provides exactly the superimposed 
component for one half cycle. The full cycle
| V),\aW 
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Scfmatic of the digital proctaaai.
extractor, together with tha intagral and 
dittaranclng filters, asaantially aid in tha 
rajaction of high fraquancy and de offaat components 
in tha signal* onca a daclalon ha* baan made, thu* 
improving tha ralay recovery capability.
During steady atata conditions tha thraahold 
raata at ita minimum laval, thua maximising ralay 
sensitivity. upon fault inception, however, a 
dalaying action raatralna any thraahold lncraaaa to 
allow tor tha ralay to randar a daclalon, aftar 
Which tha thraahold becomes aolaly dapandant upon 
tha algnal behaviour.
It should ba notad that, unlika with plain 
taadara, in sariaa compensated llnas thara can ba 
present some raaldual aubaynChronoua cosiponanta in 
tha ralaylng aignala for aany cyclaa aftar fault 
Incaption, particularly for external faulta. It has 
baan found that tha fraquancy of thasa ooaponants la 
typically in tha ranga of 10 to 40 Ha. For tha ralay 
dascribad hara, tha thraahold function la tharafora 
adaptad such that tha thrashold laval la maintained 
wall abova tha ralay measurands during raaonant 
conditions In ordar to pravant any ralay 
mal-operation.
6 GVA
0-25  OVA 1QVA 5GVA
z*o/2»i=0’5 f X/B“30 
Fig. 3. System configuration studiad.
signals ara first convartad into digital form. Tha 
outputs of tha extraction flltara (point X in Fig.2) 
ara as shown in Figa.ac and 4d. Tha filter 
arrangement la such that it gives tha correct 
superimposed output for only half a cycle of power 
fraquancy aftar a disturbance, this period being 
moxm than adequate for tha ralay to make a daclalon. 
Whan considering tha two ralay meaaurands. Fig.4a 
clearly shows that, for tha fault condition 
considered, tha magnitude of algnal A 1a greater 
than that of algnal u in tha Initial measuring 
period. This results in both tha magnitude and rate 
of rise differences between tha two meaaurands to be 
wall above tha variable thraahold laval T during tha 
smaaurlng period, as evident firstly from Flg.4f and 
than more clearly from tha detailed wav*forms of 
Flg.4g. Tha decision counter quickly attains tha 
required positive level for a forward fault 
indication as Shown by rig.4h. Also noticeable from 
Fig.4t is the sharp rise in tha dynamic thrashold 
onca tha initial decision has baan made, it should 
ba notad that, although not shown hare, tha relay 
performance at and K tor tha tault condition 
considered is almost identical to that at and s.
Figs.41-1 dhow tha signal waveforms tor an 
internal tault remote trow and Si. Hara again, it can 
ba clearly seen that tha relay at and 3 (and also tha 
and ft ralay) gives a correct decision with operating 
times similar to that for tha close up tault 
condition considered previously. Comparing Figs.4a 
and 41, it is interesting to note that, Whilst in tha 
former case tha two signals tend to aero 
approximately 2.5 cycles attar tault inception, in 
tha latter case they persist for a auCh longer 
period. This phenomenon can be directly attributed 
to tha fact that tor tha close up tault both tha 
capacitors flashover whereas tor the remote and 
tault they stay in tha circuit, thus Introducing 
subsynChronous components into tha measurands.
Relay Performance tor external Faults
RKIAT RESPONSE STUDIES
All tha results presented ara for the typical 
500kv horizontally constructed single circuit lino 
application shown in Fig.3. Tha simulation 
techniques tor accurately generating tha fault 
transient waveforms ara as dascribad in reference 3. 
The series capacitor protection equipment has baan 
modelled for tha more widely used single gap 
schemas, in this respect it should ba notad that any 
damping elements have baan deliberately omitted from 
tha capacitor protection sChame modal so as to admit 
tha severist switching transients into tha 
waveforms. The capacitor protection equipment is 
then represented by a simple opeh/close switch as 
shown in Fig.3.
Relay Performance tor Internal Faults
Figs.4a-h show tha outputs of tha different 
processes (for ralay at and 3) generated under a 
typical fault condition. As mentioned previously, 
onca tha total modal voltage and currant components 
have baan formed using tha primary system phase 
voltages and currants (Figs.4a and 4b), tha analogue
whan considering tha and 8 ralaylng signals for 
a close up fault just behind the and 8 ralay. Fig.5a 
shows that this tlms it is tha magnitude of signal B 
which is greater than that of A in tha initial 
measuring period. it is clearly evident from 
Figs.hb and be that both tha magnitude and rata 
differences exceed tha negative threshold level, 
thus making tha counter attain a negative decisive 
value (Flg.bd), resulting in tha relay giving a 
reverse fault indication. as exacted, the ralay 
measurands A and B for the and X relay produce 
magnitude and rata differences which, having 
exceeded tha positive threshold level, force tha 
counter and hence tha relay to indicate a forward 
fault (Figs.be and Sf). Looking at Flgs.ba and bb, 
it is interesting to note that, onca tha ralay 
measurands have gone to near zero, tha reverse fault 
break off (approx. 2 cycles aftar fault) and tha 
subsequent reinsertion of the two capacitors 
(approx. 200os after fault) introduce extremely 
— »§ transient components into the measurands, thus 
keeping both tha magnitude and rata differences wall 
below tha threshold level (Fig.bb). This 
importantly indicates that, as desired, tha ralay 
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Pig. 4. Ralay signals for intamal faults.
to faults on tha line. furthermore, it can also ba 
seen that tha thrashold laval resets approx. 220ms 
after fault.
Pigs.bg-l show tha ralaylng signals at ends 3 
and K tor a remote and ravarsa tault (from and 3) in 
which both tha capacitors stay in tha circuit. Hera 
again, it is clearly seen that both tha ralays give a 
correct decision, i.e. a ravarsa tault indication by 
end 3 relay and a forward tault indication by end K 
ralay.
it should ba notad that, although tha relay 
performance has bean examined hara tor a limited 
number ot tault studies only, an extensive series ot 
studies has shown that the ralay gives correct UH3 
performance tor all forward and reverse tault 
conditions irrespective ot whether thara is 
capacitor gap tlashovar(s) or not.
C Q M C L U 3 I 0 N 3
In this paper tha basic principles and 
implementation ot a new directional comparison ralay 
as applied to series compensated ahv lines has bean 
outlined. the results presented clearly show that 
the ralay gives correct UH3 performance tor both 
forward and reverse faults. It is particularly 
shown that the special techniques developed make the
relay immune to the tault break ott and capacitor 
reinsertion transients under external tault 
conditions. in addition, they minimise the relay 
recovery time following an external tault, thus 
permitting the detection ot any subsequent tuults 
with minimum delay.
1. wedepohl, L.M.t “Application of matrix methods
to the solution ot travelling wave phenomena in
polyphase systems", vroc.iKt, 1963, 110,(12),
pp.2200-2212.
2. Johns, A.T. i "New ultra-high-speed directional 
comparison technique tor the protection ot ehv 
transmission lines", ibid, 1930, vol.127, 
part C, pp.223-239.
3. Aggarwal, R.K .,  Johns, A.T. and Kalam, A. t
"Computer modelling ot series compensated ehv 
transmission systems", ibid, 1984, Vol.131, 
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A bstract -  A new high speed Directional Comparison 
protection relay for capacitor com pensated lines Is 
described . It is shown that the special filtering and signal 
processing techniques developed overcom e many difficult 
protection problem s encountered on such lines. The relay 
design, although based  on CAD m ethods, can  be readily 
Implemented using p resen t generation hardware.
INTRODUCTION
Series com pensated  transmission lines often pose 
difficult protection problems and. for this reaso n , they 
commonly requ ire  careful application studies [1.21. Any 
m ode of Independent tripping, without the concurren t use 
of signalling channels linking the protection a t the two 
en d s . Is often unsatisfactory. For example. Distance 
relays c a n . depending on their se ttings. either
overreach or underreach as a direct consequence  of the 
operation of the series capacitor protection 
arrangem ents which. In general, do not conform to any 
pre-defined  pattern  (31.
One very common method of protecting se ries
com pensated  lines involves the use of D istance relays 
operating In a directional com parison mode In
conjunction with either carrier or microwave signalling 
channels. However, even with this arrangem enU  It Is 
not uncommon to encounter problem s caused  by a loss of 
directionality arising as a result of voltage reversal 
a t the relay location. This is particularly so in 
system s w here th e  capacitors a re  located a t the line
ends and th e  system  la subjected to a  low level fault 
that does not c au se  capacitor protection gap flashover. 
Another noteworthy problem concerns double circuit 
applications w here, under som e fault conditions, the 
p resence  of th e  second circuit can  cau se  the voltage or 
cu rren t on a  faulted line to reverse and thereby 
Initiate blocking under internal fault conditions.
The foregoing considerations account, to a large 
extent, for ongoing Interest in the developm ent of 
alternative and  improved methods of protection for 
se ries  com pensated  system s. In this re sp ec t, recen t 
years have se e n  the em ergence of Directional Comparison 
schem es in which the directional decision Is initiated 
by relays of the  travelling wave type [4 .5]. It was 
against the above described background that work 
com m enced on the application of the Directionat 
Comparison sch em e , originally developed for application 
to plain * feed e rs , described in references (6] and [7]. 
The primary pu rpose  of this paper is thus to outline 
progress m ade in the further design , developm ent and 
application of the  latter to se ries com pensated  system s.
Particular em phasis has been placed on producing a  
design that not only overcom es th e  foregoing practical 
problem s but which also a d d re sse s  a  num ber of o ther 
potential problems in the application of high speed  
Directional Comparison schem es to se r ie s  com pensated  
system s. In this respec t, particular attention h as  been 
paid to designing the new equipm ents so  that the  re se t 
time of the relays is reduced  to an accep tab le  level, 
thereby maximising the ability of the relays to respond 
to faults which a re  closely p receded  by faults external 
to the protected line. This Is of particular Im portance 
in applications w here aubsynchronous resonance  
com ponents induced by faults external to the  protected 
line may delay resetting of the  protection. Another 
potential problem concerns the  situation w here a high 
level fault external to the  protected line cau se s  
capacitor protection gaps to flashover which. In turn, 
cau se  a disturbance which appears  Internal to the 
protected line. Similar problem s can  a rise  following 
capacitor reinsertion.
The paper describes the special filtering and  signal 
processing schem es that have been developed to 
satisfactorily deal with the  foregoing problem s. 
Programmable based  m ethods have been  used to a s s e s s  the 
relay performance which is Illustrated by reference  to 
the  results of som e of the m ore Interesting studies in 
typical 500kV. 60Hz se r ie s  com pensated  applications
having dual gap protection arrangem en ts (BJ.
RELAY OPERATING PRINCIPLES
The basic relay operating  principle relies upon
deriving two com posite superim posed signals 31 (D and 
S 2(t) using modal voltages and cu rren ts a t each  end of a  
feeder. In this resp ec t it should be noted that the use 
of modal quantities elim inates the mutual coupling 
between the phases of a  transm ission line thus
minimising the e rro r which results from applying a
Directional Comparison schem e on a p hase  by phase  basis. 
The two modal com ponents (m odes 2 and 3) used h ere  a re  
based on the transform ation a s  used in reference  [7] and
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Fig. 1 Simple line Interconnection
are  suitable for all practically encountered faults.
With refe rence  to the simple diagram of Fig. 1. the 
modal voltage and current com ponents (the 
derivation of which Is shown later) at say. end S. are  
of the form:
*sa<t> * vs a ( «  - v s b (t>; »s*<t> * lM Ct> -  lsb <0
vs»m  * vsa<t> ~ v9C( t ) ;  l9»(t) = lM (t) -  ls c (U
.  .  .(1)
The two corresponding signals S K t) and S 2(t) a re  then 
given by:
S la . , ( t )  =• vs a . , ( t )  -  Kl9z. , ( t )
S2z . , ( t )  *- v82< , ( t )  ♦ Ki9z> s (t)
a  hybrid relay comprising analogue and digital parts. 
The former of the two Is concerned  with the derivation 
of the total (s tead y -s ta te  and superim posed) variations 
of m odal com ponents from the primary system voltages and 
cu rren ts a t a feeder end  and the methods adopted for 
this part a re  essentially the sam e a s  those outlined in 
reference (71. A sam pling frequency (f9) of 4.8kHz 
provides a  satisfactory response  and an Investigation 
has shown that this would not impose any undue demand on 
hardware requirem ents. An analogue prefiiter with a  
seoond-o rder low p ass  Butterworth characteristic  and a 
2kHz cut-off frequency ensu res no aliasing. The 
ad |ustable gains on the voltage and current interfaces 
In the analogue part a re  such a s  to make the relay 
setting procedures for a  particular application, simple 
and straightforward.
Ololtal Processing
. . . (2)
where K = positive scaling resistance constant and Is 
taken  a s  being * R©. the real approximation 
of the line su rge  Im pedance.
The two signa ls . 81 (t) and 8 2 ( t ) .  a re  nominally zero 
under norm al system  operating conditions and become 
finite only when a  disturbance occurs. As outlined In 
reference  (7], the criteria for determining the 
direction to fault is based on the fact that for an 
Internal fault (a t . say. F I ) ,  the superim posed modal 
voltage and curren t com ponents a re  of opposite 
polarities a t e ach  end of the feeder resulting In:
|S l ( t ) |  > |S 2 (t)  I (3)
A forward fault Indication Is thus given by both relays.
Conversely, for an ou t-o f-zone fault (a t. say. F 2 ).
although the relay a t end S gives a  forward fault
Indication, however, the modal voltage and current
com ponents a t end R a re  of like polarity resulting in:
|S 2 (t)  I > |S1 (t) I (4)
A reverse fault Indication is thus given by the relay a t  
end R and a  block signal Is Initiated- A point to note 
here Is tha t the  directional criteria shown in eqns (3)
and (4 ) a re  true whatever the magnitude of the constant 
K In eqn (2 ) [71.
In o rd e r to Improve relay security. It Is necessary  
to com pare the magnitude d ifferences between the signals 
81 (t) and S 2 (t) over several oonsecutlve sam ples. In 
this re sp ec t It should be m entioned that special digital 
filters ( a s  later described  In detail) a re  used in the 
relay design to provide the  signals 81 (t) and 82(t) of
co rrec t polarities for - a n  extended time after fault. 
Care n eed s  also  to be taken for fault conditions (such
a s  faults n ea r voltage zero) w here. In spite of the 
filtering, the  criteria of eqns (3 ) and (4) are  valid 
only for a  very short period following fault Inception.
Hence It Is a lso  necessary  to com pare the rate 
differences of the two signals. The magnitude and rate 
difference functions used a re  described  as:
OM = 1811 -  |S 2 | 
DR * iS l ' l  -  |S 2  |
(5)
Finally. In order to prevent the  relay responding to 
any spurious system  noise, both the aforementioned 
difference functions m ust exceed a p rese t minimum 
threshold level.
RELAY DESCRIPTION 
The Directional Detection relay described  herein Is
The digital part com prises filters and a  decision 
process. The filter a rrangem ent, a s  shown In a block 
schem atic in fig. 2 . h a s  been specifically designed both
Current S  vo ltage  in ter fa ces  
p ref l i te r s , m odal m ixing
S u p er im p o sed  
e x tr a c t io n  f i l te r s  
( f i r s t  4  s e c o n d )
D iffe r e n c in g  f i l te r  (th ird )
Integral f i l t e r  (fou rth )
S ig n a l fo rm a tio n
S 1 .S 2 D ynam ic
threshold p ro cess




Fig. 2 A block schem atic of the com plete schem e
to provide rapid relay response  for high speed (HS) 
fault detection ( I .e .  directional determ ination In say 
typically 4m s) and a  fast relay recovery, subsequently. 
It com prises four filters, the first two for extracting 
the superim posed -com ponents from the total input signals 
and the second  two for reducing the relay recovery time.
The superim posed extraction filters provide the 
transient com ponents by rejecting the steady-state  power 
frequency com ponents from the total variations of 
signals. in this resp ec t, a  full scale  CAD study has
revealed th a t It Is desirable to employ a cascaded 
arrangem ent com prising full cycle and half cycle 
extraction filters. Such an arrangem ent provides the
exact superim posed com ponent for half a cycle of power 
frequency after a  d istu rbance and has a  frequency 
response  which m akes the relay virtually Immune to 
erro rs cau sed  by frequency drifts of up to *5% in the
nominal power frequency. For a  60Hz system , the two
combined- filters have a  Z -plane transfer function given 
by:
0 ’2083ms.
TA(Z) = <l-Z-*°> (1+Z"*°) . . - C6>
w here Z“4 = expI-jwaTI. aT *
As m entioned before , the primary purpose of the 
third and fourth filters Is to reduce the time taken by 
the relay to  recover Its ability to protect the line 
subsequent to a  previous fault. In addition, these 
filters a lso  minimise the possibility of relay 
m al-operatlon  due to any transitory signal sign 
reversals during the immediate post-fault period. The 
third filter has a  very high low-frequency rejection 
capability and  Is specifically designed to reduce the 
relay recovery time both in the p resence  of any 
significant exponential offset- com ponents In the 
m easurands (su ch  a s  for voltage minimum faults) and any 
subsynchronous re sonance  com ponents particularly In 
c a se s  w here a  fault level Is not high enough to cause 
capacito r g ap  flashover. The transfer function of the 
filter Is given by:
T*(Z) « (1-Z"*®>* . . . (7 )
The Im pulse response  of the filter Is such that It 
p a sse s  without any distortion. the superimposed 
com ponents genera ted  by the  previous two filters for 1/4 
cycle of power frequency. I. e . for 4 . 10ms.
The main purpose of the fourth filter, which has a 
low p ass  charac te ristic . is to Improve the relay 
recovery tim e by significantly reducing the high 
frequency com ponents for a fault n ear voltage maximum. 
In this re sp ec t It should be mentioned that because of 
the long line lengths associated  with se ries  com pensated 
system s, the  lowest travelling wave frequency can be 
such that its total rejection would require a much 
higher o rder filter than that for an uncompensated 
system  and this can  cau se  a  significant increase In the 
relay operating  time. The design of this filter is thus 
a com prom ise between the conflicting requirem ents of HS 
relay operation  and a short relay recovery time. The 
filter Im plem ented has a  transfer function given by:
T ,(Z ) * £C1-Z-'<m+A)>/C1-Z” 1>]*
where m 3 In teger num ber.
. (8)
The value of m In eqn (8) Is dependent upon the 
lowest dom inant travelling wave frequency (fj) which, in 
turn, depends on the system  configuration. For example, 
for a 300km se rie s  com pensated  line terminated In low 
capacity so u rce s  (th is being generally the ca se  in 
practical se r ie s  com pensated  sy s tem s). It can be shown 
that ft * 250Hz. The value of m is adjusted such that 
the first zero  gain of the filter occurs at a frequency 
Just below ft. Thus for the system  considered, m Is 
given by the n ea re s t Integer to the value:
. .(9)
(250.0*2083.10“»)
Dynamic threshold p ro cess : As mentioned previously,
before the relay can  render a  decision, both the 
magnitude and rate differences of the two signals 31 and 
S2 have to be com pared In .a  specially designed decision 
p rocess. A detailed description of the latter, which
com prises a  bl-dlrectlonal counter which Is Incremented 
for forward detection and decrem ented  for reverse 
detection . Is given In reference  (71. With regard to
the threshold level, once  the relay has m ade the Initial
decision as  to (he direction of fault. It must stay 
above the relay m easurands until such time as the latter 
have died down. This requirem ent which ensu res relay 
stability and which Is particularly Important for
external faults and faults c lose to the relay
sensitivity level, h a s  been achieved by designing a
dynamic th reshold  p ro cess  (fig. 2 ) . In this p rocess , 
the threshold signal D ( a s  described In a general form
by eqn (1 0 ))  takes a  moving average of the two relaying
signals SI and 32  over a system dependent period of 
time.
ItHtj
D(n) -  Kq + l / »  z I3 1 (n -k ) | .♦ |3 2 (n -lc )|
kHc1
. . .(10)
where Kq * minimum p rese t level, and Is chosen  a s  * 40 
levels
As shown In the above equation, an Initial delay Tjj 
(w here Tjj 3 kx. aT) h as been Incorporated to maximise the 
relay sensitivity in the  Initial fault detection period. 
For the relay described  h ere . T«j corresponds to 1 /4  
cycle of power frequency. I .e . kA = 20. The value of k* 
and . therefore , th e  moving average window width Is
dependent upon the  expected subsynchronous resonance
frequency fr which. In turn. Is very much a  function of 
both system and fault conditions. However,
consideration of the  overall response  of the filtering
stages has revealed tha t the dynamic function D should 
be based upon an  assum ed steady-state  frequency 
approximately half that of the nominal power frequency, 
i .e .  fr  x 30Hz in this c a se . Furtherm ore, it has been 
found that If the above mentioned window width Is se t to 
be approximately equal to half the periodic time of 
frequency fr . then th e  threshold signal D always stays 
well above the m easu rands until such time a s  the latter 
have died down, w hereby D then quickly returns to its 
minimum prese t level. Thus, for the system considered . 
k2 Is given by the- n ea re s t Integer to the value:
2 f r . a T 2.30.0-2083.10”*■srw + 20 . . .(11)
I . e . 100
i.e. a - is
The integer N In eqn . (10) Is defined a s  N = (k 2 -  k j.)/2
* 40. However, for e a se  oF digital division. N is taken
as  32.
A dynamic threshold p rocess of this nature thus 
provides a near optimum perform ance In that: a) the
relay retains Its maximum sensitivity In the Initial 
fault detection period: and . b) any relay m al-operatlon 
Is prevented from occurring during the entire period 
that the signals a re  finite.
SYSTEM PARAMETERS
The relay perform ance h as  been examined for 
different system s. The majority of results presented  
a re  for a typical 500kV horizontally constructed single 
line application. The arrangem ents for this system a re
a s  shown In Figs. 3 (a )  and 3 (b ) .  A limited study 
showing the relay perform ance in double circuit line 
applications is a lso  p resen ted  using the typical
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Fig. 3 System configurations studied
arrangem ent shown in Fig. 3 ( e ) .
As regards the capacito r locations, the two m ost 
comm on system s used  are : a) a  single capacitor bank
located a t the middle, of the line, and b) a capacitor 
bank located In the vicinity of each  line end. Of the two. 
although the former Is economically less viable, however, 
from a  line protection point of view, it Is generally m ore 
easily  protected and d o es  not pose  any major problems with 
modern protection relays. The latter system, however, 
although econom ically very attractive, poses some of the 
m ost difficult protection problem s associated with se rie s  
com pensated  system s using p resen t generation relays. The 
results p resen ted  herein  a re  therefore for the system where 
a  capacito r Is located n ea r each  line end and a typical level 
of com pensation of 70% is used throughout.
In prac tice , the re  a re  a "num ber of capacitor 
protective schem es in use . In this respect, choice very 
m uch depends on the design  and operation of a particular 
power network a s  well a s  the usual cost considerations. 
The two m ost widely used schem es a re  the single-gap 
schem e and  the d ua l-gap  schem e ( DOS). Of the two. the 
latter. particularly the one employing a non-llnear 
resisto r (D GN S). is finding m ore widespread use because  
of Its num ber of distinct advantages over the former 
[8J. The results p resen ted  a re  for a system employing a 
OGNS and in o rder to ascerta in  the differences In relay 
perform ance between OGNS and OGS. a result Is also
presen ted  for the latter. The two capacitor protective
arrangem ents a re  a s  shown in Fig. 4. A typical gap 
setting of 2 -2  p. u. is u sed  throughout.
The relay setting procedures are essentially the 
sam e a s  those outlined in reference  (71. Nominal CT and 
VT ratios of 1200/1 and 5 0 0 .10*/110 respectively are  
used  throughout and in the case  of the VT. a
conventional CVT model is used .
RELAY RESPONSE EVALUATION
The modelling techniques used here for obtaining the 
primary system  fault transien t waveforms a re  essentially 
th e  sam e a s  those outlined in reference 131.
The following apply to all the fault studies
Illustrated:
o  5 10 15 20  >10
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a -p h a se  voltage.
negative to positive zero-crossing point of
a so ' ■ 30° after the negative to positive zero
crossing of a -p h a se  voltage, 
v avoo a  90° after the negative to positive zero
crossing of a -p h a se  voltage.
v bc<>0 e  negative to positive zero -cro ssing  point of 
voltage between b and c  phases.
Relay Perform ance For Internal Faults
An extensive se ries  of studies of the arrangem ents 
of Figs. 3 (a )  and 3 (b ) have shown that the  relays at 
both ends S and R give co rrect H8 resp o n ses for all 
types of practically encountered faults on d ie feeder 
LL. This Is so . irrespective of the p rec ise  tlm e(s) 
after fault at which capacitor g ap (s ) flashover and also 
the exact num ber of ftashovers.
A typical fault studv: Fig. 5 typifies the waveforms
observed a t the output of the different p ro ce sse s  of the 
protection schem e, following a b -c  phase  fault at the 
mid-point of the line LL for the arrangem ent shown in 
Fig. 3 ( a ) .  This fault condition results In p h ases  b and 
c  capacitor gap flashovers. a t both ends 8  and R. In 
approximately 8ms and 8 .5ms after fault, respectively. 
Figs. 5 (a ) -  (d ) show the primary system  waveforms at 
the two ends. The outputs of the voltage and current 
Interface/prefilter modules at end S . for exam ple, are  
little different from the primary system  waveforms, as 
shown by Figs. 5 (e ) -  ( 0 .  This Is som ewhat expected 
because for the fault condition considered , the primary 
system waveforms va re  relatively sm ooth with little high 
frequency (hf) com ponents. Figs. 5 (g ) -  (h ) show the 
outputs (a t point X Irv. Fig. 2) of the com plete digital 
filter arrangem ent for the Rj. relay. The a b sen ce  of the 
prefault s teady -sta te  com ponents due to the rejection 
property of the superim posed extraction filters is 
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Fig. 6 Relay perfo rm ance  for a  c lo se -u p  fault with no gap flashover
tlma,ms
particular type of fault c o n sid e red . the two modal 
signals (m o d es 2 and 3) a re  alm ost equal and opposite.
This is again  a s  expected. When considering  the relay
m easu ran d s. Fig. 5(l) clearly  show s that for this
Internal fault, the m agnitude of signal S I is g reater 
than that of signal S2. in the Initial m easu ring  period. 
This resu lts in both the m agnitude an d  ra te  differences 
( D M  and OR respectively) of the two m easu ran d s  to lie 
well above the dynamic threshold  level D during the 
m easuring  period, as evident firstly from Fig. 5(J) and
then m ore clearly  from the de ta iled  w aveform s of Fig. 
5 (k ) . The decision  co un ter quickly a tta in s th e  required 
positive level for a  forward fault Indication , a s  shown 
by Fig. 5 ( l ) .  Also no ticeab le  from  Fig. SCJ) is the 
sh a rp  rise In the dynam ic th resho ld  level o n c e  the relay 
h as  m ade the  Initial decision . This Is In acc o rd an c e  
with the na tu re  of the dynam ic function a s  d esc rib ed  In 
eqn . (1 0 ) . It should be noted that In th is particu lar study, 
the  outputs of the  different p ro c e s s e s  a re  Illustrated for 
relay Rt  only, for re a so n s  of brevity. T hose for relay R ,
follow •  sim ilar patte rn  and for tha fault oondltlon 
considered. tha parfo rm anca  of R , Is a lm ost Idantical to 
that of Rx .
Ralay parform anca for a  c lo sa -u p  fault: A potential
problam with O lractional C om parison sc h a m a s  basad on 
Olstanca relays Is a  posslb la loss of dlractlonallty due 
to voltaga ravarsal a t tha ralaylng point, particularly 
for c lo sa-u p  faults w hara  tha fault laval Is not high
anough to c au sa  cap ac ito r gap  flashovar. Fig. 6 shows
tha parform anoas of ralays Rx and  Rr  following an
a -aa r th  fault, c lo sa  to an d  6 . on tha lino slda  of tha 
capacitor (a t  FI In Fig. 3 ( a ) ) .  In this particular 
fault study, tha equivalent so u rc a  capacity  laval at and
S Is dallbarataly sa t to a  vary low valua so  a s  to
Inhibit capacito r gap  flashovar a t that and . As
axpactad. tha primary system  voltage waveforms (Fig. 
6 ( a ) )  at end S c learly  show a reversa l of the a -p h a se  
voltage, on fault Inoeption. However. In spite of this
reversal. both Rx an d  Rr  relays retain  their
directionality. I. e . give co rrec t forward and reverse  
fault Indications respectively , a s  shown by Figs. 6 (b ) -  
<h).
Overall relay p e rfo rm a n ce : A se r ie s  of
s in g le -p h a se -e a r th  faults w ere sim ulated a t various 
points on the  p ro tec ted  line for the a rran g em en ts  shown 
in Figs. 3 (a )  and 3 ( b ) .  First of all considering  the 
system  configuration show n In Fig. 3 ( a ) .  it c an  be seen  
from Fig. 7 that the overall relay operating  times a re
dep en d en t on the fault inception an g le , th o se  for faults 
n e a r  voltage zero  being significantly longer than those
for voltage maximum faults. This is so  b e c a u se  in this
relay, both the m agnitude and ra te  d ifferences between 
the two signals 81 an d  82  b ecom e progressively  sm aller
(d u e  to the voltage s te p  c h an g e  on fault o ccu rren ce
becom ing sm aller) a s  the  fault Inception ap p ro ach es zero  
and this in turn p ro longs the  relay operating  time.
Furtherm ore, the relay operating  time is a lso  affected 
by the fault location. This Is so  b ecau se  In long line 
applications. the levels of the voltage and  cu rren t 
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Fig. 7 Overall relay perform ance
m oves further away from the relay location. The relay
perfo rm ances a t the two ends a re  not. however,
significantly different from each  other. This Is
som ew hat expected  b e c a u se  the equivalent so u rce  capacity  
term inations a t the two ends for the  system  
configuration of Fig. 3 (a )  a re  not very different from 
e a c h  other. When considering  the relay perform ance for 
the  system shown In Fig. 3 ( b ) .  th ere  Is. however, a 
significant d ifference In the operating  tim es betw een
the two relays Rx and R*. a s  shown In Fig. 7 (b ) .  This 
Is largely b e c a u se  the  s ignals observed at end  S. the 
high source capacity  e n d . a re  large com pared  with relay 
se ttin g s, whilst those  observed  at end R ap p ro ach  the 
relay  setting.
A desirab le  and a ttractive  feature  of the relay Is 
Its ability to resp o n d , with high s p e e d s . to high
re s is tan c e  earth  faults, again as shown by Fig. 7. In 
th is re sp ec t it should be noted that although no longer
displaying a HS quality. the relay is c ap ab le  of 
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Fig. 9 Effect of cap ac ito r reinsertion
Relay P erfo rm an ce  for External Faults
Like the  c a s e  for Internal faults, a  se r ie s  of fault 
studies using the system s shown In Figs 3 (a )  and 3 (b ) 
have show n that both the relays R* an d  R* retain their 
co rrec t d irectionality  for all types of external faults, 
again irresp ec tiv e  of capacito r gap flashovers. Fig. 8 
shows the  relay perform ance for a d o u b le -p h a se -e a r th  fault 
Just beh ind  the  end R relay (a t F2 in Fig. 3 ( a ) ) .  In this 
particular fault study, the c and b p h a se  cap ac ito r g ap s at 
both e n d s  flashover In approximately 15ms an d  18ms after 
fault respec tive ly . As expected, th is tim e It Is the 
m agnitude of signal S2 which Is g rea ter than  that of SI for 
R* re lay  In the  Initial m easuring period, a s  shown by Fig. 
8 ( a ) .  F u rtherm ore . It is clearly evident from Figs. 8 (b ) -  
(c ) th a t both the  m agnitude and ra te  d iffe ren ces between 
SI and  S2 exceed  th e  negative threshold level, thus forcing 
the c o u n te r  to attain  a  negative decision level (F ig . 8 ( d ) ) .  
and th is re su lts  In R* relay giving a re v erse  fault Indication. 
The relay  m ea su ra n d s  SI and S2 for Rx relay  on the  other 
hand , p ro d u ce  m agnitude and ra te  d iffe ren ces, which 
having ex ceed ed  the positive threshold level, force the 
co u n te r an d  h en ce  the relay to indicate a  forward fault 
(F igs. 8 ( e )  -  ( h ) ) .
C apacitor re in sertio n  effec ts: In s e r ie s  com pensa ted
system s. If any of the In-zone cap ac ito r g a p s  flashover 
following an  o u t-o f-zo n e  fault, the c ap a c ito rs  m ust be 
re in serted  back into the system as quickly a s  possible 
(after external fault c learan ce) to m aintain system 
stability. However. In high speed relay app lications of 
the type d esc rib ed  h e re , the superim posed  com ponents 
produced  during capacito r re in sertio n . which is 
effectively an  in ternal d istu rbance, c an  resu lt In the 
relay on the unfaulted circuit giving a forward fault 
Indication. thus causing  a very undesirab le  and 
u n n e ce ssa ry  trip of the unfaulted line. The m agnitudes 
of th e se  re insertion  transients very m uch d epend  upon 
the type of capacito r protective sc h e m e  em ployed. A 
better u n d erstan d in g  of this transient p h en o m en o n  can  be 
ach ieved  by com paring the c ap ac ito r voltage and
cap acito r bypass c u rren t waveform s betw een a  system  
em ploying a DOS and  DONS.
Figs. 9 (a )  - ( d )  show su ch  w aveform s for the end S
cap acito r for an a -e a r th  external fault |u s t behind the 
en d  S relay (a t  F3 In Fig. 3 ( a ) ) .  C om paring the 
cap ac ito r voltage waveforms first. Fig. 9 (a )  show s that 
the  DOS c a u se s  the capacito r voltage to be c lam ped  down 
to alm ost zero  a fter gap  flashover an d  rem ain s so  even 
afte r the fault h a s been  c lea red . The OGNS. on the 
o th er hand, adequately  p ro tec ts  the  capacito r against 
overvoltages, whilst m aintain ing a  substantia l voltage 
a c ro s s  It (Fig. 9 ( c ) ) .  This voltage falls to n ear 
prefault steady s ta te  level o n c e  the  external fault has 
b een  c leared . ag ain  a s  evident from Fig. 9 ( c ) .  
Com paring the bypass b ra n ch  cu rren ts  for the  two 
sc h e m e s. Figs. 9 (b )  -  (d )  show that for the DOS. the
m agnitude of the sw itching tran s ie n ts  on gap flashover
Is considerably h igher th an  th a t for the DQNS. A d irect 
co n seq u en ce  of th e se  a fo rem en tioned  very significant
d ifferences is that whilst In the  c a s e  of the DOS. 
a lm ost com plete co m p en sa tio n  is rem oved on gap  flashover 
and  rem ains so until su ch  tim e a s  the  capacito r h a s  been  
physically re inserted  back into the  system . In the  c a se  
of the DQNS. how ever, a  sm all d e g ree  of com pensation  
(typically about 20% of the  prefault s te ad y -s ta te  value) 
Is maintained th roughout the  fault period and this
autom atically rises  to a  la rg e  value (typically about 
80%) on fault c le a ra n c e . It is thus ap p aren t that in 
the case  of the DGS. cap ac ito r re insertion  after fault
breakoff is a m uch b igger s te p  c h an g e  than for a  OGNS. 
resulting in m uch la rg e r re insertion  transien ts for the 
form er, as clearly  evident from the  detailed signal 
waveforms of Figs. 9 (e )  - ( f ) .  As a  co n se q u en c e , the 
coun ter outputs of Figs. 9 (g )  -  (h )  show that in the
c a s e  of the DGS. th e re  is a  ten d en cy  for the end S relay 
to Indicate a  forward d is tu rb an ce  on capacito r
re insertion . A point to no te  h e re  Is that In p ractice , 
th is relay instability a s so c ia te d  with a  DGS can  be 
avoided by simply lowering relay  sensitivity, but this 
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Effect of su b synchronous r e s o n a n c e : The p re sen c e  of
subsynchronous re so n a n c e  co m ponen ts In the relay 
m ea su ra n d s . particularly If the  level of the fault for 
an  external fault is not high enough  to cau se  capacito r 
gap  flashover. c an  affect Its stability and also  prolong 
relay  recovery time thus affecting Its ability to 
respond  to an Internal fault If such  a fault closely 
follows an  external fault. As m entioned before, a 
dynam ic th resho ld  function a s  opposed  to a fixed level 
h a s  b een  in troduced  Into the relay design In order to 
m aintain relay stability th roughout the period that the 
subsynchronous re so n a n c e  com p o n en ts persist.
Fig. 10(a) show s the  relay m easu rands SI and S2 
following a re m o te -e n d  3 - p h a s e -e a r th  fault behind the 
relay a t end S (a t  F4 In Fig. 3 ( a ) ) .  There Is no gap 
flashover for this fault. C onsidering  Fig. 1 0 (b ) . it 
c an  be clearly se e n  that a fte r the initial m easuring 
period , the dynam ic th resh o ld  level rise s  sharply and 
stays well above the s ig n a ls  th roughout the period that 
they a re  finite and then  re tu rn s  to Its minimum level. 
As can  a lso  be s e e n , the relay  is ready to detect 
an o th e r fault approxim ately 200m s after the first fault. 
It Is Interesting to note that If a  fixed threshold 
level ( I .e .  Ko a s  shown Jn eq n . 10) Is u sed . then , a s
show n by Fig. 1 0 (c ) .  the relay m ea su ra n d s  stay well
above threshold throughout the en tire  period that the 
form er a re  finite. It is thus evident from Fig. 10(c) 
th a t a fixed threshold  level c an  c a u s e  relay instability 
u n d e r certa in  external fault conditions.
Double Circuit Line Application Study
A major problem  of protecting  se r ie s  com pensated  
double circuit lines using conventional Directional
C om parison sch e m e s, particularly th o se  b ased  on Distance 
re lays, is cau sed  by the p re sen c e  of the second  circuit
which under certain  conditions can  c a u se  a voltage or 
cu rre n t reversal on the faulted c ircu it, thus initiating 
a  blocking on this circuit. For exam ple. It can  be 
relatively easily shown that for a  3 -p h a se -e a r th  fault 
a t point F on the double c ircu it a rran g em en t shown In 
Fig. 3 ( c ) .  the cu rren t fed via the  healthy circuit can  
c a u s e  the cu rren t a t the relaying point Rj to reverse 
12). However, with regard  to the relay  described  here. 
Fig. 11 clearly shows th a t the  relay perform s 
satisfactorily  for this type of fault and e  se ries  of 
fault stud ies for the a rra n g e m e n t of Fig. 3 (c )  have
shown that tha ralay parform anca Is com plats !y 
satisfactory for all typas of practically encountered 
faults on such  linos.
CONCLUSIONS
Tha dasign and parformanca of a  new Directional 
C om parison protection ralay a s  applied to series 
com pensated  system s is described. The special digital
filters developed. Including the superim posed extraction 
filters, enable  tha ralay to give co rrec t HS perform ance 
for all types of practically encountered  faults, both
Internal and external. Irrespective of capacitor gap
fia sh o v e r(s) .
The results clearly show that from a  line relaying 
point of view. It Is advantageous to employ a  OGNS 
rather than  a  conventional DGS. This Is particularly so 
because  In cases  where the external fault level current
is large enough to cause capacitor gap  flashover on the 
unfaulted line. the transients caused  by capacitor 
reinsertion a re  much larger for a system employing a  DGS 
than those for a  system employing a DGNS. Relay 
Instability can  thus ensue In the ca se  of the former.
Detailed consideration is given to the design of a
dynamic threshold function, which together with the
specially developed decision process, maximises relay
stability, particularly for out-of-zone faults where the 
subsynchronous resonance com ponents a re  quite 
significant. Finally. It Is shown that the relay performs 
satisfactorily In series com pensated double circuit line
applications.
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